InnoGrit adopts M31's optimization solutions of PCIe 4.0/3.0 and ONFi 4.1 I/O IP cores for Artificial Intelligence Storage chips
September 4, 2019 - M31 Technology (TPEX code: 6643), a global silicon Intellectual Property (IP) boutique, and InnoGrit, the smart storage startup, announced today of the two parties’ establishment of long-term collaboration. InnoGrit’s SSD IC has already adopted M31’s PCIe 4.0/3.0 and ONFi I/O IP cores in effort to actively deploy in AI applications of massive data storage.
H.P. Lin, Chairman of M31 Technology, said: " InnoGrit is a world-renowned solid-state drive (SSD) storage IC supplier. M31’s PCIe 4.0/3.0 IP is used for device interface between SSD and computer, while the Open NAND Flash Interface (ONFi) I/O IP is able to be applied inside SSD to simplify the integration of flash memory for consumer electronics and computing platforms. InnoGrit's products are especially positioned in the storage optimization of big data. We are very pleased to have successfully collaborated with InnoGrit in the past two years, and we will look forward to establishing an even closer long-term collaborated partnership in near future."
Dr. Zining Wu, Co-Founder and CEO of InnoGrit, said: "The application of Artificial Intelligence (AI) has accelerated many infrastructure requirements, including integration of data computation and storage functions. With the application requirements of AI, big data, etc., InnoGrit focuses on the optimization of storage IC, and is committed to greatly improving the efficiency of data storage and transmission, reducing massive data traffic network, and excessive protocol conversion waste. InnoGrit’s products will be widely used in consumer applications, cloud computing, artificial intellegence, and data centers."
The PCIe 3.0/ 4.0 IP developed by M31 Technology complies with the international PCI-SIG interface specification which have customer adaption. The developed IPs are currently undergoing product sample verification which provide single/ multi channels options according to different bandwidth requirements of Data Bus. The channel selection effectively improves computer performance. In 2020, M31 Technology will continue to develop PCIe 5.0 physical layer IP to provide customers with faster and more power-saving solutions.
The ONFi 4.1 I/O IP (1.2Gbps) developed by M31 Technology follows the interface specification of the international Open NAND Flash Interface to provide on-die termination (ODT) and support the impedance calibration for ZQ, and is able to customize the required functions according to customer specifications. At present, the ONFi 4.1 I/O IP has been silicon proven at 22ULP/ULL, and it has been successfully verified on the client side at 16FFC. The ONFi I/O solutions are also available at 55nm, 40nm, 28nm, 22nm and 16nm technology process.
About M31 Technology
M31 Technology Corporation is a professional silicon intellectual property (IP) provider. The company was established in October, 2011. M31’s strength is in R&D and customer service. With substantial experiences in IP development, IC design and electronic design automation fields, M31 focuses on providing high-speed interface IP, memory compilers, standard cell library and ESD/IO library solutions. For more information please visit www.m31tech.com
About InnoGrit
InnoGrit Technologies Co., Ltd. is a startup headquartered in Shanghai, China. Founded by highly respected technology and business leaders in the Silicon Valley, the company’s visions are to solve the data storage and data transport problem in artificial intelligence and other big data applications through innovative integrated circuit (IC) and system solutions. At the center of convergence among computation, network and storage, we are on a mission to unleash the performance that was once limited by traditional data processing architectures and enable a new class of products and services to consumers, data centers and enterprises. For more information please visit www.innogritcorp.com
|
M31 Technology Corp. Hot IP
- USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm ...
- PCIe 4.0 PHY in TSMC(6nm,7nm,12nm,16nm)
- MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and ...
- MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
- SerDes PHY IP(12nm, 14nm, 22nm, 28nm)
Related News
- Arasan Chip Systems expands its storage IP Portfolio with ONFI 4.1 PHY and I/O PAD IP seamlessly integrated with its NAND Flash Controller IP for UMC 28nm SoC Designs
- M31 Completes Validation of 7nm ONFI 5.1 I/O IP - Targeting for the Global AI Big Data Storage Market
- Arasan Announces NAND Flash Controller PHY and I/O Pad IP compliant to ONFI 4.1 Specifications
- PLDA Announces Integration of their PCIe 3.0 Controller IP into Kazan Networks' NVMe Over Fabric Fuji ASIC, Providing a Dramatic Increase in Scalability and Flexibility for Storage Applications
- Northwest Logic's Expresso 4.0 Controller Core and Fidus Systems' Zynq UltraScale+ Platform demonstrates PCIe 4.0 Support
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |