Cadence Appoints Jan Willis Vice President of Strategic Third Party Programs; Willis to Lead Partnership Programs with EDA, IP, and Manufacturing Communities
San Jose, Calif., January 16, 2003 - Cadence Design Systems, Inc. (NYSE:CDN) today announced it has appointed Jan Willis vice president of Strategic Third Party Programs. Willis previously was vice president of DFM Third Party Programs at Cadence.
"Jan brings the expertise and leadership to optimize the design chain for our customers through world class relationships and partnerships," said Penny Herscher, executive vice president and chief marketing officer of Cadence. The appointment is a key element of Cadence's strategy to provide a complete solution to its electronic design customers. Willis is responsible for the company's role in the Open Access consortium, its partnerships with semiconductor manufacturers and IP vendors, its cooperative efforts with more than 120 companies in the Connections(R) program, and its relationships with foundries. Willis will report to Herscher.
Prior to Cadence, Willis was vice president of Business Development at Simplex Solutions, Inc. Before joining Simplex, she served as director of Product Marketing and the Semiconductor Vendor Program at Synopsys, Inc. Earlier, Willis held engineering and marketing positions at Hewlett-Packard Company.
Willis received a master's degree in business administration from Stanford and a bachelor's degree from the University of Missouri-Columbia, where she studied electrical engineering.
About Cadence
Cadence is the largest supplier of electronic design technologies, methodology services, and design services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 5,200 employees and 2002 revenues of approximately $1.3 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange under the symbol CDN. More information about the company, its products and services are available at www.cadence.com.
Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc.
|
Cadence Design Foundry Hot IP
Related News
- MosChip Technologies Appoints Semiconductor Industry Veteran, DVR Murthy As "Vice President of Strategic Initiatives" to Implement and Execute Expanded Solution Offerings
- Jennic opens third international sales office and appoints John Morris as vice president - Americas
- Artisan Appoints New Sales Vice President; R. Keith Hopkins To Lead Artisan's North America and Europe Sales Organizations
- Breker Verification Systems Appoints Andy Stein Vice President of Worldwide Sales as Company Scales New Business Opportunities
- Quadric Appoints Former Arm Vice President Steve Roddy as Chief Marketing Officer and Accelerates the Licensing of Its GPNPU Architecture
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |