Rambus Signs Agreement to Acquire Silicon IP and Secure Protocols Business from Verimatrix
SUNNYVALE, Calif. – Sep. 11, 2019 – Rambus Inc. (NASDAQ: RMBS), a premier silicon IP and chip provider making data faster and safer, today announced it has signed an asset purchase agreement to acquire the Silicon IP and Secure Protocols business of Verimatrix (Euronext Paris: VMX), formerly Inside Secure, for $65 million in cash. With the proposed acquisition, the world-class embedded security teams, products and expertise from Verimatrix and Rambus will combine to create the industry’s most comprehensive portfolio of silicon-proven security IP and chip provisioning solutions.
As previously announced, the parties have entered into an exclusivity agreement with respect to the proposed transaction as of September 3, 2019. This acquisition is expected to close this year and is subject to customary closing conditions, including certain regulatory approvals.
|
Related News
- Rambus to Acquire Silicon IP and Secure Protocols Business From Verimatrix, Creating Global Authority in Semiconductor Security IP
- Rambus Completes Acquisition of the Verimatrix Silicon IP, Secure Protocols and Provisioning Business
- Verimatrix signs a binding agreement to sell its Silicon IP business unit to Rambus
- Verimatrix Enters into Exclusivity Agreement to Sell its Silicon IP Business Unit to Rambus
- Inside Secure Enters into an Exclusive Agreement to Acquire Verimatrix, Inc. Creating a Software-based Security Powerhouse
Breaking News
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- YorChip and ChipCraft announce low-cost, high-speed 200Ms/s ADC Chiplet
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
E-mail This Article | Printer-Friendly Page |