PLX to detail BulletTrain on-chip architecture
PLX to detail BulletTrain on-chip architecture
By Loring Wirbel, EE Times
January 15, 2003 (10:06 a.m. EST)
URL: http://www.eetimes.com/story/OEG20030115S0015
SAN JOSE, Calif. PLX Technology Inc. will disclose architectural details next week of a generic on-chip fabric architecture called BulletTrain, which represents the company's bid to offer interconnect products that meet the PCI Express Base specification and PCI Express Advanced Switching specification.
At the Bus and Board Conference, which begins Jan. 20 in Long Beach, Calif., PLX will explain how the core SwitchYard fabric at the heart of its BulletTrain architecture can be linked to expandable ingress and egress ports, making it easier to broaden applications than with variable-sized buffers.
Each port that connects to a specific I/O layer is defined by what PLX calls "Station IP," which refers to generic intellectual property rather than Internet Protocol links. If a company has its own IP cores, PLX allows them to link to BulletTrain through software "gaskets" defined through application programming interfaces. Product ma nager Danny Chi said that defining a rule-based architecture appropriate for any PCI Express implementation eliminated the need for different switches and protocol bridges for different designs. The SwitchYard fabric is a point-to-point mesh that can expand in multiple dimensions, and the BulletTrain topology with SwitchYard at its center can be used with alternative interconnects such as HyperTransport.
The only thing that changes with more ingress and egress points is the number of packet queues, Chi said. Since the fabric is intelligent, no processor interdiction from the control plane is required. PLX will offer its first PCI Express base chips utilizing BulletTrain in the second half of 2003, followed by PCI Express Advanced Switching chips in early 2004.
Related News
- UltraSoC extends on-chip analytics architecture for the age of machine learning, artificial intelligence and parallel computing
- Synopsys Introduces Lower Power, High-Performance Architecture for AMBA 3 AXI On-Chip Interconnect
- RAAAM Memory Technologies and NXP Semiconductors Announce Collaboration to Implement High Density On-Chip Memory
- RAAAM Memory Technologies Secures 5.25M€ from the European Innovation Council for its Groundbreaking On-Chip Memory Solution
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Breaking News
- Kudelski IoT and PUFsecurity Combine IoT Security Strengths to Meet the Challenges of Increasing Global Regulation
- Alphawave Semi Joins UALink™ Consortium to Accelerate High-Speed AI Connections
- AST SpaceMobile and Cadence Collaborate to Advance the World's First and Only Planned Space-Based Global Cellular Broadband Network
- Intel CEO's Departure Leaves Top U.S. Chipmaker Adrift
- Post-Quantum Cryptography: Moving Forward
Most Popular
- Intel Announces Retirement of CEO Pat Gelsinger
- Tenstorrent closes $693M+ of Series D funding led by Samsung Securities and AFW Partners
- Lip-Bu Tan quit Intel board after "differences" with CEO, says Reuters
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Arteris Deployed by Menta for Edge AI Chiplet Platform
E-mail This Article | Printer-Friendly Page |