English
Sofics releases pre-silicon analog I/O's for high-speed SerDes for TSMC N5 process technology
Proven technology significantly reduces risk, time-to-market and overall cost
Belgium, September 26, 2019 – Sofics bvba (www.sofics.com), a leading semiconductor integrated circuit IP provider announced that it has expanded its TakeCharge® Electrostatic Discharge (ESD) and Analog I/O portfolio with solutions for TSMC’s N5 process technology. The cells enable high speed and high frequency interfaces.
Today many communication channels, be it wired, wireless or optical, work at very high frequencies. The main figure-of-merit for ESD protection for these cases is a low parasitic capacitance for a given ESD level. Both the junction as well as the metal capacitance needs to be taken into account. Sofics engineers have consistently delivered ESD protection with ultra-low capacitance for these interfaces.
“Our specialized interface protection solutions enable product reliability and manufacturing yield for the leading-edge applications in the world’s most advanced processes”, said Koen Verhaege, CEO of Sofics. “After releasing silicon proven solutions for 16nm, 12nm and 7nm processes, we now have pre-silicon solutions available on TSMC N5 process technology.”
“Whether it is 0.18um CMOS or 5nm FinFET does not really matter. Fabless companies will always benefit from a shorter timeline and a lower cost combined with the confidence of a working solution”.
TakeCharge cells as well as robust I/O solutions are readily available from Sofics. One can find more information about FinFET ESD and Analog I/O solutions from Sofics on the Website .
About Sofics
Sofics stands for “Solutions for ICs”. We are a foundry independent IP provider with a track record in on-chip robustness for ESD, EOS and EMC. Leveraging an extensive patent portfolio, more than 80 licensees and product proof in more than 50 processes, generates on average every day one new IC volume production release including Sofics IP.
|
||||||
Related News
- Sofics releases Analog I/O's and ESD clamps for TSMC N5 process
- Sofics Analog I/O's and ESD clamps proven for TSMC 16nm, 12nm and 7nm FinFET processes
- Sofics Releases Analog IO's and ESD protection clamps for Advanced Applications using TSMC 7nm FinFET process
- Certus Semiconductor releases I/O library in TowerJazz's 65nm process
- M31 demonstrates high-speed interface IP development achievements on TSMC's 7nm & 5nm process technologies
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |