Adesto and Cadence Collaborate to Expand xSPI Ecosystem for Emerging IoT Devices
Cadence provides first-to-market memory model for JEDEC xSPI standard with support for Adesto EcoXiP NOR flash memory
SANTA CLARA and SAN JOSE, Calif., 01 Oct 2019 -- Adesto Technologies Corporation (NASDAQ: IOTS) and Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced they have collaborated to expand the ecosystem around the Expanded Serial Peripheral Interface (xSPI) communication protocol to enable higher transfer rates and lower latency for flash memory in internet of things (IoT) devices. The Cadence® Memory Model for xSPI is the first commercially available model that allows customers to ensure optimal use of the octal NOR flash with the host processor in an xSPI system, including support for Adesto®’s EcoXiP™ octal xSPI non-volatile memory (NVM).
Related |
Simulation VIP for SPI |
Flash memory devices in IoT systems require increasingly higher transfer rates and lower latency, especially as these products now frequently run code-intensive wireless stacks and support local artificial intelligence (AI) processing. Expanding the flash SPI accesses from the traditional four I/Os (quad SPI) to eight I/Os (octal SPI) with the xSPI serial synchronous protocol increases the serial NOR flash throughput and provides a more efficient solution for emerging applications.
“Support for new protocols, such as xSPI, is critical for standard adoption and will help enable a new class of IoT devices,” said David Peña, verification IP product management director, System & Verification Group at Cadence. “Cadence worked closely with Adesto and other JEDEC members to drive development of the xSPI standard, and we’ve broadened our collaboration to facilitate ecosystem development. The availability of the memory model for Adesto’s EcoXiP and host controller design IP for xSPI devices enables joint customers to quickly and easily adopt xSPI while developing their products.”
One of the first NOR flash devices to support xSPI, Adesto’s EcoXiP NVM eliminates the need for expensive on-chip embedded flash in a broad range of emerging IoT applications. It hits the sweet spot for power, system cost and performance, with significantly lower power consumption compared to other octal devices, and offers dramatically higher performance versus quad SPI devices.
“Moving intelligence to the edge can provide significant advantages, but heavier local processing means that architects must revisit their system’s memory architecture,” said Gideon Intrater, Adesto’s CTO. “xSPI makes it easier for system designers to reap the benefits of octal devices like EcoXiP for smarter, more efficient and user-friendly designs. The new Cadence memory model will help our EcoXiP customers to have even more optimized systems.”
The Cadence memory model for xSPI is part of the Cadence Verification Suite and is optimized for Xcelium™ Parallel Logic Simulation, along with supported third-party simulators. The suite is comprised of best-in-class core engines and verification fabric technologies that support the Cadence Intelligent System Design™strategy, enabling SoC design excellence.
To learn more about the Cadence Memory Model for xSPI, visit:
To learn more about the Cadence Host Controller IP for xSPI, visit:
To learn more about Adesto’s EcoXiP™ octal xSPI visit:
www.adestotech.com/products/octal
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.
About Adesto Technologies Corporation
Adesto Technologies Corporation (NASDAQ:IOTS) is a leading provider of innovative application-specific semiconductors and embedded systems for the IoT. The company’s technology is used by more than 5,000 customers worldwide who are creating differentiated solutions across industrial, consumer, medical and communications markets. With its growing portfolio of high-value technologies, Adesto is helping its customers usher in the era of the Internet of Things. See: www.adestotech.com.
|
Cadence Hot IP
Related News
- X-Silicon Introduces the World's First Vulkan Driver Implementation for RISC-V, Enabling an entire Ecosystem of 3D Graphics, AI and Compute for Low-Power, Mobile, Edge and IOT Devices
- Cadence Strengthens Tensilica Vision and AI Software Partner Ecosystem for Advanced Automotive, Mobile, Consumer and IoT Applications
- Cadence and Google Cloud Collaborate to Advance the Electronic System and Semiconductor Design Ecosystem
- Daliworks Inc. joins ARM mbed partnership to expand its Thing+ IoT ecosystem.
- SecureRF and BaySand Collaborate to Provide Quantum-resistant Security for ASIC-powered IoT Devices
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |