Veriest experts presenting at DVCon Europe Conference
3 papers by Veriest experts were selected for presentation at Europe's leading Design & Verification conference, to take place in Munich, 29-30, October.
October 24th, 2019—Veriest Solutions, a leading international Electronics Design Services house, announced that DVCon Europe technical committee selected 3 papers submitted by its experts to the technical program of the leading Design & Verification conference in Europe.
The papers will cover a variety of advanced topics in Verification: "Agile and Dynamic Functional Coverage Using SQL on the Cloud", by Filip Dojcinovic will discuss the use of commercial cloud platforms' tools for advanced verification.
Two other presentations will review advanced features of the UVM methodology: "Customizing UVM agent to support multi-layered TDM & protocols" by Amit Pessach, and "Methodology for checking UVM VIPs" by Milan Vlahovic.
Moshe Zalcberg, CEO of Veriest, noted: “We are very proud that 3 papers by our verification experts were selected by the DVCon technical committee, among many other quality papers submitted. This is a great testimony for the excellence of Veriest's team and our passion to share the best practices with our customers and partners. We are looking forward to meeting other experts at the conference and exhibition to exchange ideas and experiences"
The Design and Verification Conference (DVCon) Europe is the leading European event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. One of four DVCon events around the globe, DVCon Europe 2019 is sponsored by Accellera Systems Initiative™, and brings chip architects, design and verification engineers, and IP integrators the latest methodologies, techniques, applications and demonstrations for the practical use of EDA solutions for electronic design. It will be held at the Holiday Inn Munich City Center, Munich, Germany on the 29th and 30th of October, 2019. For more details and registration, visit www.dvcon-europe.org .
Veriest will be exhibiting at DVCon Europe in booth #504.
About Veriest Solutions Ltd.
Veriest is an international design house providing a range of professional engineering services. Veriest’s client portfolio includes the full spectrum of globally-established industry leaders, defense companies, and early-stage startups developing high-end chip technology.
Headquartered in Israel, Veriest was founded in 2007 and as of 2013 is a subsidiary of Aman Group – a leading IT company in Israel. Veriest’s engineering teams in Israel, Serbia and Hungary include expert engineers in ASIC design, design verification, FPGA design, virtualization, embedded software and other technical domains.
For more information, please see the company's website at www.VeriestsS.com.
|
Related News
- Veriest Solutions to Present Two Verification Papers at DVCon US Conference
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- SmartDV Heads to DVCon Europe to Showcase VIP Support for Verilator and TileLink, Demonstrate Smart ViPDebug Protocol Debugger
- Veriest announces expansion in Europe and opens new offices in Serbia
- Aldec to Highlight ASIC Pre-Silicon Verification Spectrum with Network-On-Chip (NoC) Demonstration at DVCon Europe
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |