Sofics Analog I/O's and ESD clamps proven for TSMC 16nm, 12nm and 7nm FinFET processes
First eight customers integrate Sofics ESD protection in their high-speed SerDes
Belgium, October 28, 2019 – Sofics bvba (www.sofics.com), a leading semiconductor integrated circuit IP provider announced that its TakeCharge® Electrostatic Discharge (ESD) portfolio is silicon proven on TSMC’s advanced 16nm, 12nm and 7nm FinFET processes. More than 80 fabless companies use Sofics solutions to enable higher performance, higher robustness and to reduce design time and cost while designing SoC’s.
Interface ESD protection in FinFET technology is challenging. FinFET circuits are very sensitive to ESD stress, but the traditional ESD concepts are not effective anymore. “We have invested in bringing our proprietary ESD portfolio to the most advanced FinFET technology,” said Koen Verhaege, CEO of Sofics.
“SoC designers need custom analog I/O or ESD cells for some applications including high-speed or wireless interfaces, low power or high voltage tolerant pads. However, designing custom ESD cells is quite cumbersome in such advanced technology in terms of the high cost and potential risk.”
“Sofics has silicon proven solutions, reducing time-to-market and optimizing customer profit by mitigating the risk, expenses and delays of ESD re-design. We are proud that 8 fabless licensees are using our IP and expertise to design their FinFET SoCs.”
TakeCharge cells as well as robust I/O solutions are readily available from Sofics. You can find more information about FinFET ESD and Analog I/O solutions from Sofics on the website: https://www.sofics.com/index.php?view=sofics-finfet
About Sofics
Sofics stands for “Solutions for ICs.” We are a foundry independent IP provider with a track record in on-chip robustness for ESD, EOS and EMC. Leveraging an extensive patent portfolio, more than 80 licensees and product proof in more than 50 processes, generates on average every day one new IC volume production release including Sofics IP.
|
Related News
- Sofics releases Analog I/O's and ESD clamps for TSMC N5 process
- Sofics Releases Analog IO's and ESD protection clamps for Advanced Applications using TSMC 7nm FinFET process
- Sofics releases pre-silicon analog I/O's for high-speed SerDes for TSMC N5 process technology
- Sofics, ICsense Merge ESD and I/O Technologies, Deliver 3.3V Signalling on Icera's 40nm, 1.8V I/O Baseband Chip
- Analog Bits Showcases PCIe Gen2 / Gen3 / Gen4 Reference Clock PHY Design Kits Available on TSMC 7nm / 12nm / 16nm / 22nm process technology
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |