Arasan Announces MIPI D-PHY IP compliant to the latest MIPI D-PHY v2.1 Specifications
Arasan Chip Systems a leading provider of semiconductor IP for mobile and automobile SoCs today announced the immediate availability of its MIPI D-PHY IP supporting the D-PHY v2.1 specification for speeds upto 4500 Mbps for TSMC 12nm SoC designs
Nov 1st, 2019 -- San Jose, CA -- Arasan today announced the immediate availability of its MIPI D-PHY IP compliant to the D-PHY specification Version 2.1 which can support speeds of upto 4.5ghz The D-PHY v2.1 IP is available as standard Tx / Rx pair or as Tx only or Rx only for maximum area and power savings in applications where only Tx or Rx are required. Arasan has unique built in testability features for the standalone Tx and Rx IP.
The faster D-PHY supporting the MIPI D-PHY v2.1 Specification is targeted towards camera sensor applications in the high end mobile and automobile SoC’s. Arasan D-PHY IP is seamlessly integrated with our CSI Tx IP and CSI Rx IP, which also support the higher 4500 Mbps speed to provide a Total MIPI Camera IP Solution. Arasan’s D-PHY along with its MIPI DSI and CSI IP have been licensed by multiple customers since 2006.
Customers requiring speeds higher than those offered by the D-PHY v2.1 IP, can opt for Arasan’s C-PHY v1.2 / D-PHY v1.2 IP with seamlessly integrated DSI-2 IP and CSI-2 IP.
Availability
The C-PHY / D-PHY Combo IP GDSII is available on process nodes 28nm and below for TSMC, GF and UMC.
About Arasan
Arasan Chip Systems, a contributing member of the MIPI Association since 2005 is a leading provider of IP for mobile storage and mobile connectivity interfaces. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP, AMS PHY IP, Verification IP, HDK and Software. Arasan has a focused product portfolio targeting mobile SoC’s. The term Mobile has evolved over our two decade history to include all things mobile – starting with PDA’s in the mid 90’s to Smartphones & Tablets of the 2000’s to today’s Automobiles, Drones and IoT’s. Arasan is at the forefront of this evolution of “Mobile” with its standards-based IP at the heart of Mobile SoC’s.
|
Arasan Chip Systems Hot IP
Related News
- Arasan Announces MIPI D-PHY IP compliant to the latest MIPI D-PHY v2.1 Specifications for TSMC 16nm
- Arasan announces its next generation of C-PHY/ D-PHY Combo IP Core compliant with the latest MIPI Specifications
- Arasan announces the immediate availability of its Ultra Low Power MIPI D-PHY IP Compliant to D-PHY Specification v1.20 for TSMC 22nm SoC Designs
- Arasan announces the immediate availability of its MIPI CSI-2 v2.1 IP supporting C-PHY v1.2 and D-PHY v2.1
- Arasan announces the immediate availability of its ultra-low power MIPI D-PHY IP for the GlobalFoundries 12nm FinFET process node
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |