Arasan Announces MIPI D-PHY IP compliant to the latest MIPI D-PHY v2.1 Specifications for TSMC 16nm
Nov 11th, 2019, San Jose, CA -- Arasan today announced the immediate availability of its MIPI D-PHY IP compliant to the D-PHY specification Version 2.1 which can support speeds of upto 4.5ghz. The D-PHY v2.1 IP is available as standard Tx / Rx pair or as Tx only or Rx only for maximum area and power savings in applications where only Tx or Rx are required. Arasan has unique built in testability features for the standalone Tx and Rx IP.
The faster D-PHY supporting the MIPI D-PHY v2.1 Specification is targeted towards camera sensor applications in the high end mobile and automobile SoC’s. Arasan D-PHY IP is seamlessly integrated with our CSI Tx IP and CSI Rx IP, which also support the higher 4500 Mbps speed to provide a Total MIPI Camera IP Solution. Arasan’s D-PHY along with its MIPI DSI and CSI IP have been licensed by multiple customers since 2006.
Customers requiring speeds higher than those offered by the D-PHY v2.1 IP, can opt for Arasan’s C-PHY v1.2 / D-PHY v1.2 IP with seamlessly integrated DSI-2 IP and CSI-2 IP.
Availability
The C-PHY / D-PHY Combo IP GDSII is available on process nodes 28nm and below for TSMC, GF and UMC.
About Arasan
Arasan Chip Systems, a contributing member of the MIPI Association since 2005 is a leading provider of IP for mobile storage and mobile connectivity interfaces. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP, AMS PHY IP, Verification IP, HDK and Software. Arasan has a focused product portfolio targeting mobile SoC’s. The term Mobile has evolved over our two decade history to include all things mobile – starting with PDA’s in the mid 90’s to Smartphones & Tablets of the 2000’s to today’s Automobiles, Drones and IoT’s. Arasan is at the forefront of this evolution of “Mobile” with its standards-based IP at the heart of Mobile SoC’s.
Over a billion chips have been shipped with Arasan IP including all of the top 10 semiconductor companies.
|
Arasan Chip Systems Hot IP
Related News
- Arasan Announces MIPI D-PHY IP compliant to the latest MIPI D-PHY v2.1 Specifications
- Arasan announces its next generation of C-PHY/ D-PHY Combo IP Core compliant with the latest MIPI Specifications
- Arasan announces the immediate availability of its Ultra Low Power MIPI D-PHY IP Compliant to D-PHY Specification v1.20 for TSMC 22nm SoC Designs
- Arasan announces the immediate availability of its MIPI CSI-2 v2.1 IP supporting C-PHY v1.2 and D-PHY v2.1
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |