English
TTPCom and Matsushita achieve first 3G RFIC silicon meeting 3GPP specification
22 January 2003 - TTPCom Ltd. (LSE: TTC) and Semiconductor Company of Matsushita Electric Industrial Co. (MEI), have reached a significant milestone in achieving functional first silicon of a 3GPP (3rd Generation Partnership Project) transceiver design based on TTPCom technology.
The first devices have been evaluated and shown to meet the specifications set for 3GPP. Full system evaluation is now underway at TTPCom's testing facilities, with first production samples expected in the second half of 2003.
The TTPCom reference design delivered to MEI was optimised to meet their specific requirements for a 3GPP only transceiver. Development of a dual GSM / 3G transceiver continues, with first silicon expected in mid 2003.
"Bringing together the systems expertise and experience of TTPCom with the silicon design expertise of our team enabled us to reduce development time for the 3G transceiver," said MEI Product Manager, Hiroyuki Ushihara. He continued, "The cooperation worked very well and TTPCom continues to work with us supporting the discussions we are having with handset manufacturers who are interested in using our RFICs".
TTPCom's RFIC core Product Manager, Gerry Stanton said "We are very pleased to see working 3GPP RFICs on the bench. Our teams worked closely to optimise our reference IP to meet the MEI design goals. Seeing working silicon validates our IP, MEI's circuit design and our model of co-working".
MEI has a strong background in RF design for systems such as the Japanese PDC (Personal Digital Cellular) system. Their range of RFICs for 2.5 and 3G systems is designed to allow handset partners to implement these technologies with minimal design overhead. The forthcoming dual 3G /GSM RFICs will enable handsets that are capable of operating with 2G /2.5G and 3G networks, allowing subscribers seamless access to different networks as the world's cellular operators roll out new 3G services. This capability could be vital to the successful introduction of 3G services as it is unlikely that today's subscribers will be prepared to tolerate any loss of service when they move to areas only covered by 2 and 2.5G systems.
|
||||||
Related News
- TTPCom's software is first portable 3G protocol stack to achieve full GCF and IOT accreditation
- India launches Digital India RISC-V (DIR-V) program for next generation Microprocessors to achieve commercial silicon & Design wins by December'2023
- Cadence Demonstrates IP Test Silicon for PCI Express 6.0 Specification on TSMC N5 Process
- Global Unichip Corporation and Flex Logix Achieve First-Time Working Silicon on Joint ASIC Development Using EFLX Embedded FPGA (eFPGA) IP
- Cadence Voltus IC Power Integrity Solution Enables Juniper Networks to Achieve First-Pass Silicon Success for its Largest Networking SoC
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |