Flex Logix EFLX 1K eFPGA Core Design Kits Available Now For TSMC 40nm ULP And 40nm LP Process Technologies
Enables customers to design power sensitive applications to take advantage of embedded FPGA (eFPGA) reconfigurability for IoT, MCUs and mixed signal devices
MOUNTAIN VIEW, Calif. – January 27, 2020 – Flex Logix Technologies, Inc., the leading supplier of embedded FPGA (eFPGA) IP, architecture and software, announced today a new EFLX eFPGA core optimized for the needs of customers on TSMC 40nm Ultra Low Power (ULP) and 40nm Low Power (LP) process technologies. The EFLX 1K is designed to bring reprogrammable hardware acceleration to a wide variety of applications from battery-powered IoT devices, microcontrollers and mixed signal devices for data conversion and signal processing.
“Many customers choose 40nm process technology for low cost and power management,” said Geoff Tate, CEO and cofounder of Flex Logix. “The EFLX 1K now in design on TSMC 40nm ULP and 40nm LP processes will provide flexibility and acceleration for these customers by incorporating power management circuitry to enable very low standby power when not in operation. Customers already have committed designs to use the EFLX 1K.”
Using a cut-down version and the same software of the proven EFLX 4K, the EFLX 1K Logic core has 368 inputs and 368 outputs with 900 LUT4 equivalent logic capacity. The EFLX 1K DSP core has the same number of inputs/outputs but replaces some of the LUTs with DSPs: 10 DSP MACs, pipeline in blocks of 5, with 650 LUT4 equivalent logic capacity. The EFLX1K on TSMC 40nm ULP process will be silicon verified in Q3.
The EFLX 1K Logic and DSP cores can be mixed interchangeably in arrays up to at least 4x4 in size. A target product brief is available at www.flex-logix.com/efpga.
Graphic #1: EFLX1K Logic and DSP Cores
About Flex Logix
Flex Logix provides solutions for making flexible chips and accelerating neural network inferencing. Its eFPGA platform enables chips to be flexible to handle changing protocols, standards, algorithms and customer needs and to implement reconfigurable accelerators that speed key workloads 30-100x compared to processors. Flex Logix’s second product line, nnMAX, utilizes its eFPGA and interconnect technology to provide modular, scalable neural inferencing from 1 to >100 TOPS using a higher throughput/$ and throughput/watt compared to other architectures. Flex Logix is headquartered in Mountain View, California.
|
Flex Logix Technologies, Inc. Hot IP
Related News
- Flex Logix EFLX4K eFPGA IP Core on TSMC 7nm Technology Now Available
- Flex Logix and DARPA Expand Partnership with the Addition of Silicon Proven EFLX eFPGA in 12 and 16 nm Process Technologies for DARPA's Toolbox Initiative
- MorningCore Technology Licenses Flex Logix's Embedded Field-Programmable Gate Array on TSMC's 12FFC Process
- QuickLogic Announces eFPGA Now Available on TSMC 40nm Process
- Flex Logix Validates EFLX 4K eFPGA IP Core on TSMC16FFC; Evaluation Boards Available Now
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |