Flex Logix EFLX 1K eFPGA Core Design Kits Available Now For TSMC 40nm ULP And 40nm LP Process Technologies
Enables customers to design power sensitive applications to take advantage of embedded FPGA (eFPGA) reconfigurability for IoT, MCUs and mixed signal devices
MOUNTAIN VIEW, Calif. – January 27, 2020 – Flex Logix Technologies, Inc., the leading supplier of embedded FPGA (eFPGA) IP, architecture and software, announced today a new EFLX eFPGA core optimized for the needs of customers on TSMC 40nm Ultra Low Power (ULP) and 40nm Low Power (LP) process technologies. The EFLX 1K is designed to bring reprogrammable hardware acceleration to a wide variety of applications from battery-powered IoT devices, microcontrollers and mixed signal devices for data conversion and signal processing.
“Many customers choose 40nm process technology for low cost and power management,” said Geoff Tate, CEO and cofounder of Flex Logix. “The EFLX 1K now in design on TSMC 40nm ULP and 40nm LP processes will provide flexibility and acceleration for these customers by incorporating power management circuitry to enable very low standby power when not in operation. Customers already have committed designs to use the EFLX 1K.”
Using a cut-down version and the same software of the proven EFLX 4K, the EFLX 1K Logic core has 368 inputs and 368 outputs with 900 LUT4 equivalent logic capacity. The EFLX 1K DSP core has the same number of inputs/outputs but replaces some of the LUTs with DSPs: 10 DSP MACs, pipeline in blocks of 5, with 650 LUT4 equivalent logic capacity. The EFLX1K on TSMC 40nm ULP process will be silicon verified in Q3.
The EFLX 1K Logic and DSP cores can be mixed interchangeably in arrays up to at least 4x4 in size. A target product brief is available at www.flex-logix.com/efpga.
Graphic #1: EFLX1K Logic and DSP Cores
About Flex Logix
Flex Logix provides solutions for making flexible chips and accelerating neural network inferencing. Its eFPGA platform enables chips to be flexible to handle changing protocols, standards, algorithms and customer needs and to implement reconfigurable accelerators that speed key workloads 30-100x compared to processors. Flex Logix’s second product line, nnMAX, utilizes its eFPGA and interconnect technology to provide modular, scalable neural inferencing from 1 to >100 TOPS using a higher throughput/$ and throughput/watt compared to other architectures. Flex Logix is headquartered in Mountain View, California.
|
Related News
- Flex Logix EFLX4K eFPGA IP Core on TSMC 7nm Technology Now Available
- Flex Logix and DARPA Expand Partnership with the Addition of Silicon Proven EFLX eFPGA in 12 and 16 nm Process Technologies for DARPA's Toolbox Initiative
- MorningCore Technology Licenses Flex Logix's Embedded Field-Programmable Gate Array on TSMC's 12FFC Process
- QuickLogic Announces eFPGA Now Available on TSMC 40nm Process
- Flex Logix Validates EFLX 4K eFPGA IP Core on TSMC16FFC; Evaluation Boards Available Now
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |