Coherency gathering in ray tracing: the benefits of hardware ray tracking
Despite the theoretically infinite ways to implement a modern GPU, the truly efficient ways to make one come to life in silicon tend to force the hands of those making them for real. The reality of manufacturing modern high-performance semiconductors, and the problem at hand when trying to accelerate the current view of programmable rasterisation, have uncovered trends in implementation across the GPU hardware industry.
For example, SIMD processing and fixed-function texture hardware are a cast-iron necessity in a modern GPU, to the point where not implementing a GPU with them would almost certainly mean it wasn’t commercially viable or useful outside of research. Even the wildest vision of any GPU in the last two decades didn’t abandon those core tenets. (Rest in peace, Larrabee).
Real-time ray tracing acceleration is the biggest upset to the unwritten rules of the GPU in the last 15 years. The dominant specification for how ray tracing should work on a GPU, Microsoft’s DXR, demands an execution model that doesn’t really blend in with the way GPUs like to work, giving any GPU designer that needs to support it some serious potential headaches. That’s especially true if real-time ray tracing is something they haven’t been thinking about for the last decade or so and here at Imagination, we have been.
E-mail This Article | Printer-Friendly Page |
|
_Imagination Blog Hot IP
Related News
- OTOY and Imagination unveil breakthrough PowerVR Ray Tracing hardware platform for cinematic real time rendering
- Imagination's IMG DXT GPU unlocks scalable, premium ray tracing for all mobile gamers
- Imagination launches the most advanced ray tracing GPU
- SiliconArts releases Ray Tracing IP Core to Intel Solutions Marketplace, open source ray tracing APIs on Github
- Imagination announces major updates to PowerVR SDK and Toolkit, including ray tracing code examples.
Breaking News
- Arm Holdings plc Reports Results for the Third Quarter of the Fiscal Year Ended 2025
- Why UCIe is Key to Connectivity for Next-Gen AI Chiplets
- CHERI Protects Memory at the Hardware Level
- Axiomise Launches footprint, Area Analyzer for Silicon Design
- Ceva-Waves Wi-Fi 6 IP Powers WUQI Microelectronics Wi-Fi/Bluetooth Combo Chip
Most Popular
- Intel Halts Products, Slows Roadmap in Years-Long Turnaround
- Mirabilis Design Adds System-Level Modelling Support for Industry-Standard Arteris FlexNoC and Ncore Network-on-Chip IPs
- CoMira Solutions unveils its new 1.6T Ethernet UMAC IP
- Accellera Board Approves Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 Standard for Release
- intoPIX Unveils Cutting-Edge AV Innovations at ISE 2025