New Highly Optimised LDPC Decoder in Software for Intel's FlexRAN Reference Software Will Increase Throughput by up to 3X
Channel Coding Software Increases Network Power Efficiency and Reduces Latency
Southampton, UK – March 18, 2020 – AccelerComm, the company supercharging 5G with Optimisation and Latency Reduction IP, today announced they have developed a highly optimised LDPC software decoder in collaboration with Intel. The solution is integrated into the Intel’s FlexRAN Reference Software resulting in increased throughput by up to 3 times over alternate implementations. The LDPC decoder benefits from a combination of optimised architectural and algorithmic enhancements and use of the powerful Intel Architecture and Intel Advanced Vector Instructions 512 (Intel AVX512) instruction sets. The AccelerComm LDPC implementation takes advantage of these capabilities on Intel Xeon Scalable processor and with fewer cores delivers performance within 0.1 dB of Intel’s SDK module. FlexRAN is a reference architecture developed by Intel to implement virtualised Radio Access Networks which can be deployed on any part of the wireless infrastructure from edge to core. The LDPC software decoder can operate as an upgrade to FlexRAN or standalone and is available directly from AccelerComm.
Ad |
DVB-S2X LDPC/BCH Decoder LDPC Encoder/Decoder (LDPC) China Multimedia Mobile Broadcasting (CMMB) LDPC decoder |
Channel coding, also known as forward error correction, is used to correct transmission errors in mobile communications caused by noise, interference and poor signal strength. While 3G and 4G used Convolutional and Turbo codes for the control and data channels, 5G uses the much more sophisticated Polar and LDPC codes and requires the industry to look afresh at how to address error correction. If channel coding is not working well the impact on mobile networks is poor capacity, poor data rates, poor coverage and poor quality of service. AccelerComm’s LDPC IP brings many years of experience in forward error correction to address this challenge in the 5G networks now being launched.
“5G promises a revolution in the way that mobile networks are deployed and their performance,” said Tom Cronk, CEO of AccelerComm. “To deliver on these expectations the industry has to increase efficiency at every level in order to deliver the best possible potential consumer experience and maximum business potential. This combination of AccelerComm’s pioneering Channel Coding IP and Intel technology delivers significant performance and flexibility gains.”
“Intel’s FlexRAN reference software helps accelerate RAN development for a range of 4G and 5G use cases,” said Cristina Rodriguez, VP and GM of Intel’s Wireless Access Network Division. “Companies like AccelerComm who are using this software-based RAN architecture are creating new paths to quickly commercializing solutions for various types of RAN deployments.”
Download an evaluation version of an optimised LDPC decoder for FlexRAN, available now:
AccelerComm offers a range of LDPC and Polar IP optimised software decoders for Intel architecture and Intel AVX-512. About AccelerComm AccelerComm is the company supercharging 5G with Optimisation and Latency Reduction IP. It provides LDPC, polar and turbo FEC solutions which enable optimal performance of communication systems and solves the challenges that would otherwise limit the speed of 5G, namely the error correction decoding that is required to overcome the effects of noise, interference and poor signal strength. For more information please visit: www.accelercomm.com
|
AccelerComm Limited Hot IP
Related News
- Siemens collaborates with Intel Foundry to contribute 3D-IC technology leadership for Intel's EMIB reference flow
- Synopsys' New ProtoCompiler Software Speeds Time to First Prototype by Up to 3X
- Hantro delivers optimised software codecs for Intel's next generation processors
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- Siemens' Calibre platform now certified for IFS' Intel 16 process technology
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |