5G Rollout Will Slow as Standards Work is Suspended
By John Walko, EETimes
March 26, 2020
LONDON — The 5G rollout will grind to a slower pace with a decision by the 3GPP to suspend work on some crucial parts of the specification due to the impact of the novel coronavirus.
The delay had been signaled a few weeks earlier when the association announced it would cease all face-to-face meetings for at least three months.
The 3GPP — the global association responsible for standardizing the technology — has now confirmed that it would delay work on Stage 3 of Release 16, and, more worryingly, announced that Release 17 would also be delayed. Taken together, the moves mean stage 3 can not be frozen as a standard before September 2021. This, in practice, means no further functions can be added.
E-mail This Article | Printer-Friendly Page |
Related News
- CEVA Accelerates 5G Infrastructure Rollout with Industry's First Baseband Platform IP for 5G RAN ASICs
- JEDEC Publishes New and Updated Standards for Low Power Memory Devices Used in 5G and AI Applications
- Qualcomm Unveils World's Most Advanced Commercial Multimode 5G Modem to Accelerate Global 5G Rollout
- Achronix and BigCat Wireless Collaborate to Deliver Unprecedented Power Efficiency and Performance for 5G/6G Wireless Applications
- Achronix Releases Groundbreaking Speedster AC7t800 Mid-Range FPGA, Driving Innovation in AI/ML, 5G/6G and Data Center Applications
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards