Allegro DVT AV1 Encoder and Decoder Hardware IPs Embedded in Products by End of 2020
April 2, 2020 -- Allegro DVT, a leading provider of video semiconductor IP solutions, today announced the release of its AL-D21x family of video decoder IPs which adds support for the AV1 video format. This addition completes Allegro DVT’s previously announced AV1 video IP encoding solutions (AL-E21x) and allows the company to be the only provider of a complete set of AV1 encoding and decoding IPs. Allegro DVT also confirms major design-wins with tier-1 vendors with product availability by end of 2020.
The new AV1 video format was developed by the Alliance for Open Media (AOMedia) which was formed in 2015 by industry leaders such as Google, Netflix, Intel, Microsoft with the charter to provide an open-source, royalty-free standard while improving the compression rate and video quality. Allegro DVT joined AOMedia in the early phase and has been an active member contributing to the AV1 video format development by providing encoding and decoding IPs as well as compliance test packages.
AL-E21x and AL-D21x families of IP cores implement AV1 real-time encoding and decoding up to 8K resolutions. They include support for other mainstream video and image compression standards such as H.264, HEVC, JPEG, through a unique multi-format architecture that minimizes silicon area and power consumption. They also feature an efficient Frame Buffer Compression technology to optimize system memory bandwidth.
Furthermore, AL-E21x and AL-D21x are the world’s first video IP cores to support both 4:2:0 and 4:2:2 chroma formats extending the range of addressable markets to target consumer and professional applications.
“We are pleased to be the first IP provider capable of delivering a complete set of AV1 video IP solutions comprising our encoder AL-E21x and decoder AL-D21x IP cores. This unique offering allows our customers to have faster integration and quicker time-to-market with a full AV1 encoder/decoder product by working with a single video IP provider” commented Nathalie Brault, VP of Marketing at Allegro DVT.
About Allegro DVT
Allegro DVT, headquartered in Grenoble, France, is a world leading company offering digital video processing solutions including compliance streams and video codec semiconductor IPs focused on the H.264, HEVC, AVS2/3, VP9, AV1, VVC standards.
Founded in 2003, Allegro is today a recognized market leader in video compression technologies and has been chosen by more than 100 major IC providers, OEMs and broadcasters.
|
Allegro DVT Hot IP
Related News
- Allegro DVT Adds Support of 4:2:2 10-bit Video Profiles to its Multi-Format Encoder/Decoder Hardware IPs.
- Allegro DVT Releases New Versions of its Encoder and Decoder IPs with Support for 12-bit sample size and 4:4:4 Chroma Format
- Allegro DVT Introduces the Industry First Real-Time AV1 Video Encoder Hardware IP for 4K/UHD Video Encoding Applications
- World's First AV1 Decoder Silicon IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Allegro DVT Releases a New Generation of Encoder IPs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |