PVT Controller (Series 5) (Sub-system for complete PVT monitoring), TSMC N4P. N5 , N6
Aldec's New HES FPGA Accelerator Board Targets HPC, HFT and Prototyping Applications plus Hits the "Price/Performance" Sweet Spot
Henderson, USA – May 4, 2020 – Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has launched a new FPGA accelerator board for high performance computing (HPC), high frequency trading (HFT) applications and high speed FPGA prototyping. The HES-XCKU11P-DDR4 is a 1U form factor board featuring a Xilinx Kintex® UltraScale+™ FPGA, a PCIe interface and two QSFP-DD connectors (providing a total of up to 400Gbit/s bandwidth), and which hits the ideal sweet spot between speed, logic cells, low power draw and price.
The new product, which joins Aldec’s popular range of FPGA accelerators and prototyping boards also features an FMC HPC connector for interfacing with Aldec’s FMC daughter cards; the industry’s widest range of FPGA mezzanine cards and the newest addition of which is the FMC-NVMe high-bandwidth, low-latency memory extension card. In addition, the HES-XCKU11P-DDR4’s FMC HPC connector is compliant with the ANSI/VITA 57.1 standard and provides easy extension to similarly compliant peripherals.
“When developing this new FPGA accelerator board our goal was to achieve an ideal compromise between performance, expandability and price, and thus help users rise to some of today’s most advanced computing and/or networking challenges using FPGA acceleration,” comments Zibi Zalewski, General Manager of Aldec’s Hardware Division.
The ‘DDR4’ in the new product’s name reflects its ability to connect with an external DDR4 memory module via a SO-DIMM memory socket while latest generation QSFP-DD connectors enable network acceleration and wired communication projects. As for the Xilinx Kintex Ultrascale+ device at the heart of Aldec’s new board it is the XCKU11P-FFVE1517 (-3 speed grade) and has 653K system logic cells, 597K CLB flip-flops, 299K CLB LUTs, 21.1Mb total block RAM, 22.5Mb UltraRAM, and 2,928 DSP slices.
Zalewski concludes: “By combining the benefits of this cost-effective Xilinx FPGA with those of the other resources on our new HES board we have not only created a compact and powerful product suitable for a variety of complex engineering applications, but also done so at an affordable price. We believe our HES-XCKU11P-DDR4 represents a unique and game-changing value proposition for FPGA compute acceleration along with network and storage applications.”
About HES
Aldec offers a portfolio of versatile HES™ FPGA Accelerator boards based on the largest and industry leading FPGAs of the Xilinx® Virtex UltraScale+, UltraScale, Virtex-7 families and Microchip® PolarFire and SmartFusion2 families. The boards are architected to allow for easy expansion using standardized FMC and BPX daughter card connectors.
About Aldec
Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com
|
Related News
- Aldec's new FPGA-based NVMe Data Storage Solution Targets High Performance Computing Applications
- Aldec's Latest Embedded Development Platform is First to Feature Largest PolarFire and SmartFusion2 FPGAs on a Single Board
- S2C Delivers New Prodigy FPGA Prototyping Solutions with the Industry's Highest Capacity FPGA from Intel
- Aldec's HES UltraScale+ Reconfigurable Accelerator and Northwest Logic's PCI Express Cores Provide Proven PCI Express Solution
- Flex Logix's EFLX Embedded FPGA Accelerates Processor Performance By 40-100X
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |