Synopsys Accelerates High-Performance Computing SoC Designs with Industry's Broadest IP Portfolio for TSMC's 5nm Process Technology
High-Quality DesignWare Interface and Foundation IP Deliver Leading Power, Performance and Area
MOUNTAIN VIEW, Calif., May 11, 2020 -- Synopsys, Inc. (Nasdaq: SNPS) today announced the industry's broadest portfolio of high-quality IP on TSMC's 5nm process technology for high-performance computing system-on chips (SoCs). The DesignWare® IP portfolio on the TSMC process, encompassing interface IP for the most widely used high-speed protocols and foundation IP, accelerates development of SoCs for high-end cloud computing, AI accelerators, networking and storage applications. The combination of Synopsys' market-leading DesignWare IP and TSMC's 5nm process enables designers to achieve the aggressive performance, power, and density requirements of their designs, while lowering integration risk.
"Our long-term collaboration with Synopsys has resulted in delivering DesignWare IP on the most advanced TSMC processes, enabling our mutual customers to achieve many first-pass silicon successes in a wide range of markets including high-performance computing," said Suk Lee, senior director of the Design Infrastructure Management Division at TSMC. "Synopsys' broad DesignWare IP portfolio on TSMC's advanced process technologies helps designers quickly incorporate the necessary functionality into their designs, while benefiting from the significant power and performance boost of our 5nm process technology, the most advanced foundry solution."
"For nearly two decades, Synopsys has been at the forefront of delivering high-quality DesignWare IP with unmatched power, performance, and area for every generation of TSMC's process technologies," said John Koeter, senior vice president of marketing and strategy for IP at Synopsys. "By providing the industry's broadest interface and foundation IP portfolio on TSMC's 5nm process, Synopsys is helping our mutual customers speed development for a new era of high-performance computing SoCs."
Availability and Resources
The DesignWare Interface and Foundation IP for TSMC's 5nm process technology targeting high-performance computing SoCs are scheduled to be available in late Q2 of 2020. For more information, visit the
About DesignWare IP
Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors, and subsystems. To accelerate prototyping, software development, and integration of IP into SoCs, Synopsys' IP Accelerated initiative offers IP prototyping kits, IP software development kits, and IP subsystems. Synopsys' extensive investment in IP quality, comprehensive technical support, and robust IP development methodology enable designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys and Socionext Expand Collaboration to Deploy HBM2E IP for 5-Nanometer Process in AI and High-Performance Computing SoCs
- Synopsys Unveils Industry's Broadest Portfolio of Automotive-Grade IP on TSMC's N5A Process Technology
- Synopsys Advances Designs on TSMC N3E Process with Production-Proven EDA Flows and Broadest IP Portfolio for AI, Mobile and HPC Applications
- Synopsys Demonstrates Silicon Proof of DesignWare 112G Ethernet PHY IP in 5nm Process for High-Performance Computing SoCs
- Tenstorrent Achieves First-Pass Silicon Success for High-Performance AI Processor SoC Using Synopsys' Broad DesignWare IP Portfolio
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |