Aspinity and Infineon partner to accelerate development of intelligent sensing products with longer lasting batteries
Collaboration facilitates ultra-low-power, high-performance always-on sensing for portable IoT and consumer applications
PITTSBURGH — May 14, 2020 – Aspinity, a pioneer in power-efficient analog edge processing, today announced a partnership with Infineon Technologies AG that will speed development of battery-operated always-on sensing products for consumer and Internet of Things (IoT) applications. The combination of Aspinity’s Reconfigurable Analog Modular Processing (RAMP) technology with Infineon’s XENSIV™ family of sensors enables devices that continuously gather information from their environment without compromising on battery life.
“As one of the world’s leading semiconductor suppliers, Infineon Technologies consistently sets the bar for the high-performance MEMS sensors used to interface smart electronic products with the world,” said Tom Doyle, founder and CEO, Aspinity. “We are thrilled to partner with such an innovative company as they deliver their extensive portfolio of sensors for intelligent always-on products, whether they’re worn on the body, embedded in a smart home system, or in a smart factory. We look forward to collaborating with Infineon to enable customers to overcome the power challenges associated with integrating high-performance always-on sensing into a growing array of battery-operated always-on products.”
“Infineon’s high-performance XENSIV™ sensors allow electronic devices to see, hear, feel, and understand their environment — attributes that have become increasingly important for our customers,” said Rosina Kreutzer, director of business development at Infineon Technologies AG. “Combining Aspinity’s RAMP IC and Infineon’s XENSIV™ sensors promotes high accuracy in combination with power efficiency in a broad range of always-on smart products. Our aim is to delight users with the features and functionality they can rely on.”
About RAMP
Aspinity’s RAMP chip is the world’s first compact, ultra-low-power, analog machine learning chip that can analyze raw, unstructured analog sensor data to determine which data are important at the start of the signal chain — introducing an architectural approach to system design that saves significant battery power in end devices. Functioning like an intelligent gate keeper, the RAMP chip analyzes analog data from Infineon’s best-in-class XENSIV™ MEMS sensors to determine what is relevant. The RAMP chip then triggers the analog-to-digital converter and downstream digital signal processor or microcontroller to perform more complex analysis only on the relevant data, eliminating the power inefficiencies typical of other systems that waste power digitizing all of the data, relevant or not. Since designers can easily program a RAMP chip for application-specific inferencing, the combination of Aspinity’s RAMP chip with Infineon’s XENSIV™ sensors can facilitate a power-efficient analyze-first architecture in a whole new generation of small, power- and data-efficient always-on devices.
|
Related News
- Rapidus and Tenstorrent Partner to Accelerate Development of AI Edge Device Domain Based on 2nm Logic
- Semidynamics and Arteris Partner To Accelerate AI RISC-V System-on-Chip Development
- Tessolve Joins GlobalFoundries' Design Enablement Network Program as a Design Partner to Bring Advanced Design Solutions to Accelerate Customer Product Development
- Prophesee, DMP partner to accelerate development of embedded machine vision and artificial intelligence (AI) applications using Event-Based Vision approach
- Synopsys and Kudan Collaborate to Accelerate Development of Intelligent Computer Vision Processing SoCs
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |