TSMC Delivers World-first 7nm Automotive Design Enablement Platform
Hsinchu, Taiwan, R.O.C., May 28, 2020 – TSMC (TWSE: 2330, NYSE: TSM) today announced the availability of the world’s first 7nm Automotive Design Enablement Platform (ADEP), accelerating time-to-design for customers’ AI Inferencing Engines, Advanced Driver-assistance Systems (ADAS) and Autonomous Driving applications. With its 7nm family of technologies in volume production since 2018, TSMC possesses industry-leading yield learning and quality assurance experience to both deliver on the increasing demand for leading-edge processes to fulfill high computation needs for automotive applications, and also meet rigorous durability and reliability requirements.
TSMC’s ADEP is certified with the ISO 26262 standard for functional safety, and consists of Standard Cell, GPIO, and SRAM foundation IP based on the Company’s years of experience in 7nm production for design robustness and first-time success. In addition, TSMC’s foundation IP have also passed rigorous qualification according to AEC-Q100 Grade-1, providing customers with another layer of quality assurance. Process design kits and support from third party vendor IPs are also available, enabling customers to further focus their efforts on the unique capabilities that distinguish their product in the market. Furthermore, TSMC not only provides robust 7nm capacity with automotive-grade defect PPM, it is also committed to supporting the long life cycles of automotive products.
“Automotive applications have always demanded the highest level of quality. With the advent of ADAS and autonomous driving, powerful and efficient computing is now also required to enable AI inferencing engines to perceive the road and understand traffic to help drivers make split-second decisions,” said Dr. Cliff Hou, Senior Vice President of Research & Development and Technology Development at TSMC. “TSMC is uniquely positioned with our 7nm experience and comprehensive design ecosystem to unleash our customers’ innovations and achieve first-time silicon success while meeting the rigorous demands of bringing safer and smarter vehicles to market.”
In addition to a robust automotive IP ecosystem, TSMC Fabs are certified with IATF 16949 for automotive product manufacturing. TSMC also provides an Automotive Service Package for wafer manufacturing, with a built-in "Zero Defect Mindset" for tightened control and enhanced gating to achieve automotive DPPM goals, as well as a Safe Launch Program during production ramp to ensure the success of new product introduction.
|
Related News
- Cadence Delivers Comprehensive IP Portfolio for TSMC 16FFC Automotive Design Enablement Platform
- Analog Bits to Demonstrate Automotive Grade IP's Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
- Cadence Delivers New Design Flows Based on the Integrity 3D-IC Platform in Support of TSMC 3Dblox™ Standard
- Rambus Delivers 112G XSR/USR PHY on TSMC 7nm Process for Chiplets and Co-Packaged Optics in Networking and Data Center
- NXP Selects TSMC 5nm Process for Next Generation High Performance Automotive Platform
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |