Lattice Accelerates FPGA-based Processor Design with New IP Ecosystem and Design Environment
Lattice Propel Provides RISC-V Support and a Robust IP Portfolio to Enable Development of Processor-based Systems in Minutes
HILLSBORO, OR – June 3, 2020 – Lattice Semiconductor Corporation (NASDAQ: LSCC), the low power programmable leader, today announced Lattice Propel™, a new software solution designed to accelerate development of unique applications based on low power, small form factor Lattice FPGAs. The design environment will empower developers of any skill level to quickly and easily design Lattice FPGA-based applications by enabling the easy assembly of components from a robust IP library that includes a RISC-V processor core and numerous peripherals. The Propel design environment automates application development for developers serving the communications, computing, industrial, automotive, and consumer markets.
In order to leverage the parallel processing capabilities of FPGAs in more complex systems, first-time FPGA developers want application design solutions that are flexible, easy-to-use, and integrate all design software and IP required to develop emerging applications without a learning curve. Lattice Propel’s correct-by-construction development tools automate much of the design process to simplify overall system development. Lattice Propel combines system hardware and software design into one tool framework, so software developers can begin creating system software before hardware is available and get products to market faster.
“Lattice is providing a robust design environment supporting open standards like RISC-V to enable customers to take advantage of a powerful processor IP ecosystem without getting locked into proprietary technologies and standards,” said Gianluca Mariani, Technical Manager, Lattice Semiconductor. “When combined with the reprogrammability of FPGAs, the Lattice Propel environment makes it simple to upgrade existing hardware and software to support emerging technology trends and industry standards such as Platform Firmware Resiliency. With the release of Lattice Propel, we’ve begun executing against our bold new roadmap for small form factor, low power embedded solutions.”
“The release of our Propel design environment is another example of Lattice’s ongoing investment in providing developers with complete software solutions that simplify and accelerate development of low power, Lattice FPGA-based applications,” said Roger Do, Senior Product Line Manager, Lattice Semiconductor. “For novice FPGA developers, the Lattice Propel GUI simplifies the design process by enabling them to drag-and-drop IP blocks from the Lattice IP library into their designs; the tool then automates the design layout to incorporate the new IP. For veteran developers, Propel also supports script-level editing for more granular design optimization or to quickly update existing designs to port them to future Lattice FPGA-powered systems.”
Key components of the Lattice Propel design environment include:
- Lattice Propel Builder – a resource-rich system IP integration environment supported by a complete set of GUI and command line tools. Lattice Propel Builder provides customers with access to a robust, regularly updated IP server that allows developers to implement new IP on Lattice FPGA-based designs in a matter of minutes. As of this announcement, the server currently offers eight processor and peripheral IP cores, including a RISC-V RV32I compliant processor core. Lattice is the first supplier of SRAM and Flash-based FPGAs to provide access to RISC-V technology in a simple drag-and-drop system builder environment. To simplify the connection and management of IP in more complex systems, all IP cores available through Lattice Propel Builder are compatible with the AMBA on-chip interconnect specification.
- Lattice Propel SDK – to further accelerate designs implemented in the Propel design environment, the Lattice Propel SDK enables software development to begin before final system hardware is available. The Propel SDK includes industry-standard software development tools, software libraries, and development board support packages so developers can quickly and easily build, compile, analyze, and debug their application software.
The Lattice Propel design environment is available to Lattice customers now. For more information, including demonstrations of how Lattice Propel can take an application design from concept to “Hello World” in less than ten minutes, please visit https://www.latticesemi.com/propel.
Lattice will host a webinar titled “Build Processor-based Systems in Minutes with Lattice Propel Design Environment” on June 23 at 10 a.m. PDT. The webinar will highlight how easy it is to build, compile, analyze, and debug application systems using Lattice Propel. To register, please visit http://www.latticesemi.com/en/About/Newsroom/Webinars.
About Lattice Semiconductor
Lattice Semiconductor (NASDAQ: LSCC) is the low power programmable leader. We solve customer problems across the network, from the Edge to the Cloud, in the growing communications, computing, industrial, automotive and consumer markets. Our technology, long-standing relationships, and commitment to world-class support lets our customers quickly and easily unleash their innovation to create a smart, secure and connected world.
For more information about Lattice, please visit www.latticesemi.com.
|
Related News
- Lattice Accelerates Development of Low Power FPGA-Based Custom Solutions with Lattice Design Group
- Xilinx Kintex-7 FPGA Embedded Kit Accelerates Productivity and Programmable System Integration for FPGA-Based Soft Processor Systems
- Lattice Propel Design Environment Supports New RISC-V Processor and IP Cores
- CTAccel Joins Accelize Ecosystem to Make FPGA-Based Image Transcoding Acceleration Available on AccelStore
- Hiroshima University Research Team Accelerates the Development of a Computer-Aided Medical Diagnosis System with Cadence Tensilica Vision P6 DSP Core and Protium S1 FPGA-Based Prototyping Platform
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |