Mentor joins the O-RAN ALLIANCE to help drive interoperability requirements for 5G network silicon
Jun 8, 2020 -- As the worldwide buildout of public 5G wireless networks continues, and interest grows in private 5G wireless networks, the pace of deployment and full operation of these networks is increasingly dependent on successful interoperability across multiple vendors. Unlike the pre-5G era, 5G wireless networks must incorporate a broad range of specifications, each of which require their own set of tests.
To address these challenges, help accelerate worldwide 5G deployment and support designers of hardware solutions targeting 5G applications, Mentor has joined the O-RAN ALLIANCE -- a group of leading telecom service providers and ecosystem suppliers committed to openness, intelligence, flexibility and performance in the evolution of 5G radio access network (RAN) architectures and orchestration. As an alliance member, Mentor will focus on verification and validation requirements for open standards-based, highly-configurable network development.
“While there are many challenges to building the products that comprise 5G networks, testing is the key to success,” said Joe Sawicki, executive vice president for Mentor’s IC Segment. “Mentor’s comprehensive silicon verification flow is ideally suited to help O-RAN and its members meet their goal of dramatically streamlining interoperability validation cycles for 5G deployments around the globe.”
O-RAN encourages collaboration among a large group of companies, enabling them to build the best, most cost-effective 5G products. At the heart of many of these products are systems-on-chip (SoCs), which must be verified within the context of the overall 5G systems they will power.
Among the technologies to be utilized in support of these efforts is Mentor’s X-STEP post-silicon validation platform for mixed vendor, system level-testing of 5G components, including SoCs, baseband boards and antenna systems. Acquired via the company’s 2018 purchase of Finnish 5G software firm Sarokal, X-STEP works together with Mentor’s Veloce™ Strato™ hardware emulation platform to deliver a unique verification flow encompassing pre-silicon and post-silicon verification functionality for 5G networks.
Using this comprehensive flow, 5G network designers can conduct
- Pre-silicon SoC protocol compliance verification,
- Development-phase test case sharing between partner companies for early verification in the development phase, and
- Lab-grade verification with bit-accurate analysis of data for timing specifications and antenna configuration testing.
For additional information about Mentor’s silicon verification and validation solutions, please visit https://www.mentor.com/products/fv/.
About Mentor Graphics
Mentor Graphics Corporation, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Web site: http://www.mentor.com.
|
Related News
- AccelerComm join the O-RAN ALLIANCE to improve interoperability and maximize spectral efficiency
- Agile Analog joins Intel Foundry Services Accelerator IP Alliance Program to drive forward semiconductor design innovation
- Silicon Topology Joins TSMC Design Center Alliance (DCA)
- Silicon Creations Joins Intel Foundry Services Accelerator - IP Alliance Program Aiming to Reducing Design Barriers, Accelerating Time-to-Market
- AccelerComm Announces 5G IP with O-RAN Acceleration Abstraction Layer (AAL) Interface
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |