English
TSMC Discloses "Secret" 4nm Node
By Alan Patterson, EETimes (June 9, 2020)
TAIPEI – Taiwan Semiconductor Manufacturing Co. (TSMC) today lifted the veil on a previously unannounced manufacturing process between the 5nm and 3nm nodes that are already on the company’s roadmap. It’s 4nm.
“N4 is an evolution from N5,” TSMC Chairman Mark Liu told EE Times at a press event in Hsinchu, Taiwan. “We’re already in business negotiations with customers on N4.”
Liu affirmed information that people working inside a TSMC fab disclosed earlier to EE Times.
The world’s biggest foundry is plugging the gaps against Samsung, its only competitor in the sub-7nm space.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- TSMC Plots the Process Course to Its Next "Generational Node"
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- TSMC looks to standardise chiplet protocols in "world changing" move
- Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design with New Reference Flow for TSMC's Advanced 4nm RF FinFET Process
- TSMC Expansion in Arizona to Target 3-nm Node
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models