NXP Selects TSMC 5nm Process for Next Generation High Performance Automotive Platform
Eindhoven, The Netherlands and Hsinchu, Taiwan, R.O.C., Jun. 12, 2020 – NXP Semiconductors N.V. (NASDAQ: NXPI) and TSMC (TWSE: 2330, NYSE: TSM) today announced a collaboration agreement to adopt TSMC’s 5-nanometer (5nm) technology for NXP’s next generation, high-performance automotive platform. This collaboration combines NXP’s automotive design expertise with TSMC’s industry-leading 5nm technology to further drive the transformation of automobiles into powerful computing systems for the road.
Building upon multiple successful 16nm designs, TSMC and NXP are expanding their collaboration to create a System-on-Chip (SoC) platform in 5nm to deliver the next generation of automotive processors. Using TSMC’s 5nm process, NXP’s offerings will address a wide variety of functions and workloads, such as connected cockpits, high-performance domain controllers, autonomous driving, advanced networking, hybrid propulsion control and integrated chassis management.
TSMC’s 5nm technology is currently the world’s most advanced process in volume production. NXP will adopt N5P, an enhanced version of TSMC’s 5nm technology, which provides about 20 percent faster speed or about 40 percent power reduction compared to the preceding 7nm generation, and is supported by the industry’s most comprehensive design ecosystem.
NXP is a leading global automotive supplier with a rich history in vehicle control, vehicle safety, vehicle infotainment and digital clusters. NXP’s developments on 5nm, initially based on its established S32 architecture, will lead to new architectures offering scalability and a common software environment, further simplifying and enabling the significant increase in software performance required in the future car. Leveraging the computing power and power efficiency of the 5nm technology, NXP will meet the high levels of integration, power management and compute power required for advanced vehicle architectures as well as their stringent safety and security needs with its renowned IP.
“Modern vehicle architectures need to harmonize software infrastructure across domains to leverage investments, scale deployments and share resources,” said Henri Ardevol, Executive Vice President and GM, Automotive Processing at NXP. “NXP aims to deliver the premier automotive processing platform based on TSMC’s 5nm process, with a consistent architecture across domains and with differentiation in performance, power, and world-class safety and security. Car OEMs need a simpler coordination of advanced functions across control-units, the flexibility to locate and port applications seamlessly, and the certainty of execution in a critical safety and security context. NXP is powerfully positioned to deliver those automotive-specific benefits, now with leading-edge metrics through the TSMC partnership.”
“TSMC’s latest collaboration with NXP truly demonstrates how automotive semiconductors have evolved from simple microcontrollers to sophisticated processors on par with chips used in the most demanding high-performance computing systems,” said Dr. Kevin Zhang, Vice President of Business Development at TSMC. “TSMC has enjoyed a long history of strong partnership with NXP, and we are excited to take the automotive platform another step forward into the most advanced technology available in the market and unleash the power of NXP’s innovative products for intelligent automotive applications and more.”
NXP and TSMC expect the delivery of first samples of 5nm devices to NXP’s key customers in 2021.
|
Related News
- Analog Bits to Demonstrate Automotive Grade IP's Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
- M31 Technology Develops SRAM Compiler IP on TSMC's 28nm Embedded Flash Process Technology Providing High Performance and Low Power Solutions
- Synopsys Digital and Custom Design Platform Certified for TSMC's Most Advanced 5-nm Process Technology for Early Design Starts
- Analog Bits to Demonstrate New High Performance and Ultra-Low Power SERDES IP at TSMC Open Innovation Platform Ecosystem Forum
- 台积公司(TSMC)与新思科技(Synopsys)合作推出针对 高效能运算平台(High Performance Compute Platform)的创新科技
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |