Cadence Collaborates with TSMC and Microsoft to Reduce Semiconductor Design Timing Signoff Schedules with the Cloud
SAN JOSE, Calif. -- June 15, 2020 -- Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the results of a three-way collaboration with TSMC and Microsoft focused on utilizing cloud infrastructure to reduce semiconductor design signoff schedules. Through this collaboration, common customers will have an accelerated path to complete timing signoff by adopting the Cadence® Tempus™ Timing Signoff Solution and the Quantus™ Extraction Solution using TSMC technologies on the Microsoft Azure Cloud with the Cadence CloudBurst™ Platform. By moving to the cloud, users from all vertical markets can achieve a significant productivity improvement without the constraints of on-premise hardware.
For details on the collaboration, a white paper is available immediately for customer download at TSMC-Online (https://online.tsmc.com/). The white paper contains cloud scaling strategies, detailed illustrations of the Cadence Tempus Timing Signoff Solution and Quantus Extraction Solution cloud execution, sample scripts and Microsoft’s Azure cloud IT best practices.
“Semiconductor designers are meeting or exceeding their power and performance requirements using advanced process technology. However, the increasingly complex advanced-node signoff requirements make it challenging to meet tight product schedules,” said Suk Lee, senior director of the Design Infrastructure Management Division at TSMC. “Working with Microsoft and Cadence, our cloud alliance has harnessed the scalability of the cloud with Cadence timing signoff solutions to ensure that our common customers can beat their performance goals and accelerate time to market for their silicon innovations.”
Mujtaba Hamid, head of product management, Silicon, Electronics and Gaming at Microsoft Azure added, “Microsoft’s Azure Cloud platform is ideally suited for high-performance-compute (HPC) applications such as silicon design and signoff. We look forward to collaborating with Cadence and TSMC customers on their silicon HPC needs and enabling these customers to deliver the highest quality products and achieve their time-to-market goals.”
Timing Signoff in the Cloud
Both the Cadence Tempus Timing Signoff Solution and Quantus Extraction Solution feature massively parallel architectures that are optimal for use in the cloud. Utilizing unique distributed signoff technologies, the Tempus Timing Signoff Solution is production-proven in the cloud on large-scale TSMC advanced-node tapeouts.
“Through our continued collaboration with TSMC and Microsoft, we’re making it easy for customers to offload their Tempus Timing Signoff Solution and Quantus Extraction Solution workloads to the cloud and reap the full benefits of our scalable solutions,” said Dr. Chin-Chi Teng, Senior Vice President and General Manager of the Digital & Signoff Group at Cadence. “Customers creating the most complex designs for today’s emerging market segments can look to the cloud to streamline their processes and provide a competitive advantage.”
The Cadence Tempus Timing Signoff Solution and Quantus Extraction Solution are part of the broader full flow digital suite, which provides customers with a fast path to design closure and better predictability. The CloudBurst Platform provides fast and easy access to Cadence tools and is part of the broader Cadence Cloud Portfolio. The digital and cloud portfolios support the Cadence Intelligent System Design™ strategy that enables customers to achieve system-on-chip (SoC) design excellence.
About Cadence
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace, industrial and health. For six years in a row, Fortune Magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.
|
Cadence Hot IP
Related News
- Cadence Expands Collaboration with TSMC and Microsoft to Accelerate Timing Signoff for Giga-Scale Designs on the Cloud
- Synopsys, TSMC and Microsoft Azure Deliver Highly Scalable Timing Signoff Flow in the Cloud
- Cadence Extends Collaboration with TSMC and Microsoft to Advance Giga-Scale Physical Verification in the Cloud
- Cadence and Microsoft Collaborate to Facilitate Semiconductor and System Design on the Microsoft Azure Cloud Platform
- Cadence Collaborates with Amazon Web Services to Deliver Electronic Systems and Semiconductor Design for the Cloud
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |