Picocom selects UltraSoC in-system analytics and monitoring IP for 5G New Radio small cell SoC
Includes system-wide analytics for in-life use, benefiting Picocom engineering and customer development
CAMBRIDGE, UK – 17 June 2020 - UltraSoC today announced that Picocom, the 5G open RAN baseband semiconductor and software specialist, has selected UltraSoC’s hardware-based analytics and monitoring IP for use in Picocom’s upcoming baseband system-on-chip (SoC) for 5G small cells. The UltraSoC IP enables Picocom and its customers to monitor, analyze and fine-tune the performance of their systems throughout the whole product lifecycle, starting in the lab for silicon bring-up and software development, through to deployment and in-field optimization.
Picocom President Peter Claydon commented: “As a result of this partnership with UltraSoC, Picocom customers can accelerate and de-risk their own system development and optimize system performance in the field over the lifetime of their product. This is particularly important as the mobile industry starts to adopt open RAN and virtual RAN principles, which will see software from different vendors running code on the same hardware, with frequent software upgrades over the product lifecycle.”
Picocom provides open RAN standards-compliant baseband SoCs and carrier-grade software products for 5G small cell infrastructure. The company’s forthcoming distributed unit (DU) baseband offload system-on-chip (SoC) is designed to be deployed in buildings to increase 5G coverage and reduce the processing load on 5G macrocells under the open RAN initiative. By partnering with UltraSoC to add in-field monitoring and analytics to its products, Picocom aims to further empower wireless vendors and new market entrants to compete in the rapidly evolving disaggregated telecoms RAN market.
Picocom has selected a suite of UltraSoC’s IP to enable monitoring and development of software for its SoC as a whole, from IP definition through to software/code refinement. This addresses the SoC’s CEVA XC12 DSPs, control processors, Arteris FlexNoC (Network on Chip) interconnect, custom accelerators, DDR controller, Ethernet interface, and other logic, in a single monitoring and analytics infrastructure. This makes it much easier for Picocom’s engineers and its customers to fine-tune performance. Picocom will also deploy UltraSoC’s USB IP, allowing customers to debug systems at high-speed in a ‘closed chassis’ through a standard USB port.
Using UltraSoC’s hardware monitoring and analytics infrastructure will allow Picocom to offer unique optimization features across its product line. Data on the behavior of the system is captured in real-time, and with detailed information about system timing – essential for demanding applications such as wireless communications. Just as importantly, UltraSoC’s on-chip monitors feature integrated ‘smarts’: data can be pre-processed and analyzed locally on-chip, giving the engineer deep insight into system operation, without the need to route excessive volumes of data off-chip.
UltraSoC CEO Rupert Baines said: “We are proud to be working with Picocom, an innovative company with extensive experience in the field of small cells. Too many silicon companies regard post-silicon debug and optimization as ‘someone else’s problem’. The fact that Picocom has selected such a comprehensive suite of UltraSoC IP demonstrates a serious commitment to helping its customers deliver the best possible products, on time – and with reliability and upgradeability ‘baked in’ from day one.”
About Picocom
Picocom is a semiconductor company that designs and markets open RAN standard-compliant baseband SoCs and carrier-grade software products for 5G small cell infrastructure. The company, founded in 2018, is headquartered in Hangzhou, China, and has R&D engineering sites in Beijing, China and Bristol, UK. Picocom founding members have significant experience in designing baseband infrastructure products. Picocom is a proud member of the Small Cell Forum, O-RAN Alliance and Telecom Infra Project wireless industry associations.
About UltraSoC
UltraSoC is a pioneering developer of analytics and monitoring technology at the heart of the systems-on-chip (SoCs) that power today’s electronic products. The company’s embedded analytics technology allows product designers to add advanced cybersecurity, functional safety and performance tuning features; and it helps resolve critical issues such as increasing system complexity and ever-decreasing time-to-market. UltraSoC’s technology is delivered as semiconductor IP and software to customers in the consumer electronics, computing and communications industries. For more information visit www.ultrasoc.com
|
Related News
- Picocom License CEVA DSP for 5G New Radio Infrastructure SoC
- Moortec's In-Chip Sensing Fabric Enables Deeply Embedded Monitoring of Dynamic Conditions for Picocom's Baseband SoC for 5G Small Cells
- Picocom Embeds 32 Andes N25F RISC-V Cores into Its 5G NR Small Cell Baseband SoC
- Arteris IP FlexNoC Interconnect Licensed by Picocom for 5G New Radio Infrastructure Baseband SoCs
- HiSilicon Divison of Huawei licenses UltraSoC's SoC monitoring and analytics solutions
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |