Intel's 10nm Node: Past, Present, and Future
By Anton Shilov, EETimes (June 15, 2020)
When you are the world’s largest supplier of microprocessors and one of the largest makers of semiconductor in the world, you tend to set ambitious targets in a bid to retain your position and stay ahead of the competition. With its 10nm manufacturing technology, Intel Corp. set goals so ambitious it had to delay high-volume production using this fabrication process, make changes to its roadmap, and even reconsider some aspects of its strategy. Intel is making progress with its10nm process, but with TSMC and Samsung working at nodes they’ve labeled 7nm, 6nm, 5nm, and smaller, where exactly is Intel today?
Aggressive Goals
When a company designs new process technology, it sets certain goals when it comes to performance, power, and area (PPA). Contract makers of semiconductors at times sacrifice one aspect in favor of another because of their very iterative approach to design and because they have to offer a new process every year or so to enable their customers to advance their SoCs on an annual cadence. Some of such nodes are usually called ‘short nodes’ and, unlike ‘long nodes, are used only for a couple of years. By contrast, Intel used to advance its process technologies across all PPA aspects approximately every two years under its Tick-Tock (process-architecture) tenet. In case of its 10nm node (also known as Intel 1274), the company was looking at an up to 2.7x transistor density improvement (when a 6.2T high-density [HD] library is used) along with a 25% performance improvement (at the same power) or a nearly 50% reduction of power consumption (at the same frequency) when compared to its 14nm node.
E-mail This Article | Printer-Friendly Page |
Related News
- Intel's 10nm Node: Past, Present, and Future - Part 2
- Embedded FPGA (eFPGA) technology: Past, present, and future
- Synopsys Demonstrates Industry's First PCI Express 5.0 IP Interoperability with Intel's Future Xeon Scalable Processor
- Qualcomm Begins Commercial Sampling of World's First 10nm Server Processor and Reshapes the Future of Datacenter Computing
- Intel's 10nm Secrets Predicted
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models