Dolphin unveils two break-through DSP and AI digital platforms dedicated to edge computing applications
Grenoble, France – June 29th, 2020 -- Dolphin Design, a leading provider of semiconductor IP and design platforms, uncovers today two innovative digital platforms:
- Panther: a highly configurable 64 MAC/cycle DSP platform based on 16 cacheless processing elements and a Machine Learning (ML) accelerator.
- Raptor: a programmable 128 MAC/cycle hardware accelerator specialized in Convolutional Neural Network (CNN) inference and vision processing.
Because of growing costs, data privacy, power consumption and latency concerns, in the future AI and complex data analytics algorithms will be executed closer to the sensors, where the data is generated. The need for energy efficient computing solutions at the edge of the network is therefore rising very rapidly. Deloitte predicts that the edge AI chip market will grow much more quickly than the overall chip market.
In order to adapt to these new market requirements, Dolphin is currently developing two new computing platforms.
PANTHER DSP platform:
PANTHER is based on an innovative low latency interconnect offering up to 240 Gbps bandwidth, enabling to link 16 cacheless DSP cores to reach high level of processing performances.
It performs 64 MAC operations per cycle with an efficiency of 120 GOPS/W (@2.2 GOPS) in 40 nm LP technology.
PANTHER benefits from enhanced SIMD DSP, NN, and Audio instructions to optimize the number of MAC operations per cycle.
It will be available in Q1 2021.
RAPTOR Neural Network Accelerator platform:
RAPTOR is a programmable hardware accelerator specialized in Neural Network inference and vision processing, which includes a host core, a DMA, and up to 128 processing elements.
It offers support for a wide range of image processing operations.
RAPTOR performs more than 128 MAC operations per cycle with an efficiency of 2200 GOPS/W (@16 GOPS) in 28 nm FD-SOI technology.
It will be available in Q2 2021.
PANTHER & RAPTOR are fully plug and play with all necessary compilers and RTL configuration tools which will allow front-end designers to accelerate their design cycle.
The two platforms will come pre-verified and silicon proven on various process nodes. They will be fully interoperable with Dolphin Design CHAMELEON MCU subsystem to achieve the highest possible level of energy efficiency.
About Dolphin Design
Headquartered in France, Dolphin Design, previously known as Dolphin Integration, is a semiconductor company employing 160 people, including 140 highly qualified engineers.
They provide differentiating platform solutions built on state-of-the-art IPs and architectures, customized by unique system level utilities to deliver fast and secure ASICs, either designed by or for their clients. These platforms are available for various technological processes and optimized for Energy Efficient SoC Design.
Alongside their clients, now exceeding 500 companies, they focus on human, inventive and long-term collaboration to enable them to bring products, powered by innovative and accessible integrated circuits that minimize environmental impact, to the hands of billions of people everyday. In consumer markets including IoT, AI and 5G, and in high reliability markets, they unleash SoC designer creativity to deliver differentiation.
Tell them your biggest dream. Dare the impossible. They tech it on.
|
Dolphin Design Hot IP
Related News
- Dolphin Design, a leader in Edge Computing and AI platforms for the Internet of Things (IoT), is expanding into Asia and opens a processing center in Singapore
- DSP Group Unveils DBM10 Low-Power Edge AI/ML SoC with Dedicated Neural Network Inference Processor
- Blaize Delivers Breakthrough for AI Edge Computing
- Efinix Completes Trion FPGA Family for Edge Computing, AI/ML and Vision Processing Applications Using Cadence Digital Full Flow Solution
- Wave Computing Unveils New Licensable 64-Bit AI IP Platform to Enable High-Speed Inferencing and Training in Edge Applications
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |