Creonic joins partnership with the University of Bremen to expand the development of Artificial Intelligence
Kaiserslautern, Germany, July 6, 2020 – Together with 5 other partners, including Nokia, research is being conducted into radio communications with artificial intelligence. The project is called FunKI.
The goal of FunKI is the development and testing of adaptable machine-learning algorithms in communications systems, which efficiently and sustainably use existing resources and are based on the 5G system specifications. The project includes the design of the algorithms as well as the concrete feasibility/implementation as hardware. Creonic will contribute its know-how in hardware development of application specific microchip design with a focus on the development of a demonstration platform for research in FunKI. Creonic plans to further develop the designed circuits and software to extend its product portfolio in the area of IP cores.
About Creonic
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance.
For more information please visit our website at www.creonic.com.
|
Creonic Hot IP
Related News
- Prophesee, DMP partner to accelerate development of embedded machine vision and artificial intelligence (AI) applications using Event-Based Vision approach
- Gowin Semiconductor Adds Ubuntu Support to their Gowin EDA FPGA Software for Improved Artificial Intelligence and IoT Development Toolchain Integration
- Creonic Joins Aldec UNITE Partner Programme and Accelerates the Development of its IP Cores with Aldec Linting and Advanced Verification Tools
- Cornell Tech Joins BrainChip University AI Accelerator Program
- Ceva Joins Arm Total Design to Accelerate Development of End-to-End 5G SoCs for Infrastructure and NTN Satellites
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |