English
Creonic joins partnership with the University of Bremen to expand the development of Artificial Intelligence
Kaiserslautern, Germany, July 6, 2020 – Together with 5 other partners, including Nokia, research is being conducted into radio communications with artificial intelligence. The project is called FunKI.
The goal of FunKI is the development and testing of adaptable machine-learning algorithms in communications systems, which efficiently and sustainably use existing resources and are based on the 5G system specifications. The project includes the design of the algorithms as well as the concrete feasibility/implementation as hardware. Creonic will contribute its know-how in hardware development of application specific microchip design with a focus on the development of a demonstration platform for research in FunKI. Creonic plans to further develop the designed circuits and software to extend its product portfolio in the area of IP cores.
About Creonic
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance.
For more information please visit our website at www.creonic.com.
|
||||||
Creonic Hot IP
Related News
- Prophesee, DMP partner to accelerate development of embedded machine vision and artificial intelligence (AI) applications using Event-Based Vision approach
- Gowin Semiconductor Adds Ubuntu Support to their Gowin EDA FPGA Software for Improved Artificial Intelligence and IoT Development Toolchain Integration
- Creonic Joins Aldec UNITE Partner Programme and Accelerates the Development of its IP Cores with Aldec Linting and Advanced Verification Tools
- Cornell Tech Joins BrainChip University AI Accelerator Program
- Ceva Joins Arm Total Design to Accelerate Development of End-to-End 5G SoCs for Infrastructure and NTN Satellites
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |