Mirabilis Design announces the first Application-Specific University Program
Santa Clara, CA. — July 9, 2020 — Mirabilis Design announced today the first University Program that covers one hundred and fifty applications ranging from designing processors to data center capacity planning. With this program, Mirabilis Design will provide real-life design and exploration experience to University students in Electrical, Electronics, Computer Engineering and Computer Science streams. The cost of setting up a separate Lab for each application area is prohibitive for most Universities. With this approach, Universities can offer applications in semiconductor, automotive, communication, networking, wireless, data center, radars and multimedia to their students for access from college labs and remote desktops.
This Program provides large number of copies of VisualSim Architects, technology standards and pre-built application templates. VisualSim is a graphical modeling and simulation environment that is used by companies worldwide to design and explore the architecture of advanced systems, including hardware, software, networks, semiconductors, and semiconductor IP. Students can develop and innovate emerging topics such as Artificial Intelligence processors, Autonomous Driving Systems, 5G Wireless Networks, Radar systems, software networking and Data Center Cloud. VisualSim has over 500 building blocks that include Arm/x86 processors, GPU, DSP, DMA, AMBA, TileLink, NoC. Ethernet, CAN, PCIe, DRAM DDR5, FPGAs (Xilinx, Intel and Microsemi), data center servers using x86, RTOS and stochastic components.
A unique feature of the University program is the availability of teaching material in the forms of slides, laboratory manuals and technical notes and reference material for new technologies. The laboratory study includes the impact of mutex on real-time code in a ADAS vehicle, Round- Robin priority in an Ethernet Scheduler, Network-on-Chip on a Processor-Memory access, distribution of safety and non-safety RTOS on Hypervisor, multi-server stacks in data center and software partitioning on a multi-core processor. Students can gain hands-on experience with topics covered in the curriculum. The impact can be evaluated on power, timing, throughput, and incorrect configuration.
To introduce this University Program and explain the benefits to students, teaching faculty and researchers, Mirabilis Design is conducting a complementary Webinar on July 14. Register at: https://forms.gle/Jt79FMHdeT8e6SFHA
To signup for the program, Professors can register at https://www.mirabilisdesign.com/academia/.
Supporting skill development through Colleges and Universities
About VisualSim Architect
VisualSim RISC-V is available as a standard library option in VisualSim 2020. , the modeling and simulation platform from the Mirabilis Design. This product is used extensively in designing products ranging from processors to automobiles. VisualSim Architect is available on Windows, Linux, and MAC OS.
About Mirabilis Design
Mirabilis Design, a Silicon Valley company, designs cutting edge software solutions that identify and eliminate risks in product performance. Its flagship product, VisualSim Architect is a system-level modeling, simulation, and analysis environment that relies on libraries and application templates to vastly improve model construction and time required for analysis. The seamless design framework facilitates designers to work on a design together, cohesively, to meet an intermeshed time and power requirements. It is typically used for maximum results, early in the design stage, parallel to the development of the product’s written specification. It precedes implementation stages - RTL, software code, or schematic – rendering greater design flexibility.
|
Related News
- University of Western Australia Latest to Join the BrainChip University AI Accelerator Program
- Cornell Tech Joins BrainChip University AI Accelerator Program
- University of Virginia Joins the BrainChip University AI Accelerator Program
- University of Oklahoma Joins the BrainChip University AI Accelerator Program
- POLYN Introduces VibroSense, Industry-First Application-Specific Vibration Pre-Processing Chip Design
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |