SiWorks Inc. Launches High Speed FFT and Viterbi Cores
(Calgary, Canada - Feb. 6, 2003) - SiWorks Inc. a leading provider of semiconductor design services and semiconductor intellectual property, today announced that it has released a high throughput parallel FFT core and a high throughput Viterbi core. The company now offers an extensive portfolio of signal processing cores for wired and wireless communication applications.
"Our customers are demanding higher speed versions of our existing cores for both FPGA prototyping and ASIC implementations," says Roger Bertschmann, President of SiWorks. "Market acceptance of our existing FFT and Viterbi cores into the WLAN 802.11 and other markets has been extremely high and we are now seeing increasing demands from customers looking at new applications and pushing transmission speeds and data rates beyond the rates initially contemplated by the standards. As a result, we have developed new high-speed versions of our FFT and Viterbi cores."
A brief summary of the performance benefits achieved by the cores is provided below.
High Speed Parallel FFT/IFFT Core: SiWorks has completed the development of an FFT/IFFT generator which has the ability to produce N-point FFT/IFFT HDL code with 1 to P (P<=N) samples being computed in parallel. FFT cores can be produced which take 1, 2, 4, 8, .., P samples in parallel. The resulting FFT cores are capable of extremely high data throughput. Applications include broadband networking and highspeed wireless data reception. A benchmark is provided below:
FFT Size | Throughput | TSMC 0.13um | XC2V3000-6 |
1024-pt FFT | 2.5us | 312k gates | 14210 CLB Slices |
This implementation processes four samples in parallel, runs at a 100 MHz clock rate and processes a complete1024-pt FFT in 2.5 us. The maximum clock speed was limited by the FPGA. ASIC speeds of greater than 200 MHz are achievable.
High Speed Viterbi Core: SiWorks has extended the architecture of its silicon verified 802.11a/g Viterbi decoder for high speed FPGA operation. The increased throughput of the core allows FPGA operation beyond 140 Mega samples/s with full flexibility on the choice of traceback depth and soft-decision wordlength. The core is designed for customers benchmarking their design in FPGA's and who have throughput requirements greater than 100 Mega samples/s. A benchmark for the core is provided below:
SCWLV-HS | Traceback = 48 | 140 samples/s | 13,000 CLB Slices |
802.11a/g Viterbi | Softbits = 8 | XC2V3000-6 |
About SiWorks Inc.
SiWorks is a leading provider of semiconductor design services and semiconductor intellectual property. SiWorks specializes in analog, digital and mixed-signal integrated circuit design for wired and wireless communications. SiWorks has successfully completed complex integrated circuit designs for both start-up and established semiconductor companies in Canada and the United States. The company has assembled a team of talented design engineers with over 80 years of experience in the design of integrated circuits. SiWorks is a privately held Canadian corporation with offices in Calgary, Alberta Canada. For more information, please visit the SiWorks web site: www.siworks.com.
|
Related News
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
- Pro Design launches new CHIPit prototyping board for the verification of high-speed interfaces
- Toshiba Launches Family of SATA PHY Cores That Meet High Speed Requirements of Storage, Networking and Consumer Markets
- SiWorks Inc. Announces FFT and Viterbi Cores For The Emerging IEEE 802.15.3a Multi-band OFDM UWB Standard
- Mobiveil's PSRAM Controller IP Lets SoC Designers fully Leverage AP Memory's Ultra High Speed (UHS) PSRAM Memory
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |