Mentor collaborates with Samsung Foundry to boost product yield and streamline in-fab memory testing
Jul 13, 2020 -- Mentor, a Siemens business, today announced it has collaborated with Samsung Foundry to develop a new reference kit designed to help mutual customers substantially simplify and streamline the testing, diagnosis and repair of embedded memory in advanced systems-on-chip (SoCs) during fabrication.
Incorporating Mentor’s industry-leading Tessent™ MemoryBIST software technology, Samsung Foundry's new design solution kit (SF-DSK) is now available to help fab customers simplify their design-for-test (DFT) flows and improve product yield. The kit features a new, user-friendly interface that connects Samsung’s efuse to Tessent MemoryBIST built-in self-repair (BISR) software, designed for increased automation and simplified implementation.
“Samsung foundry services are used by technology leaders around the globe,” said Sangyun Kim, vice president of the Design Technology Team at Samsung Electronics. “By providing the Tessent MemoryBIST BISR tool in the new design solution kit, our customers can take advantage of fully integrated memory BIST and repair functionalities, as well as minimalize design overhead. These advanced features allow our customers to better focus on their most critical tasks.”
Before the introduction of Samsung Foundry’s design solution kit, customers had to develop their own interface logic using a very general efuse interface template. This required them to study the Samsung efuse operation, and then manually customize the interface to leverage advanced Tessent MemoryBIST features such as compression of repair data and incremental repair. Now customers can implement repair with Tessent MemoryBIST and Samsung efuse much more quickly.
Among the sophisticated Tessent MemoryBIST BISR features now available in the kit are:
- Advanced compression,
- Incremental repairs such as those needed for testing in different temperature environments,
- Automatic power-up transfer functionality that stores instructions during boot-up and execute afterwards, and
- Fast read/write performance – two cycles with buffer.
“Mentor is pleased to collaborate with Samsung as we continue to deliver advanced technologies that help our shared customers deliver innovative and compelling ICs to market more quickly,” said Brady Benware, vice president and general manager for the Tessent product family at Mentor. “We look forward to the successful end-products that our customers can soon develop with this new design solution kit.”
About Mentor Graphics
Mentor Graphics Corporation, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Web site: http://www.mentor.com.
|
Related News
- Siemens collaborates with Samsung Foundry to expand 3D-IC enablement tools, optimize other EDA solutions for foundry's newest processes
- Siemens collaborates with PDF Solutions to boost IC yield and speed time to market
- Mentor extends industry-leading EDA software support for Samsung Foundry's 5/4nm process technologies
- Freescale Semiconductor Collaborates with Mentor Graphics on Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM
- Siemens' Tessent In-System Test software enables advanced, deterministic testing throughout the silicon lifecycle
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |