Arm Research Selected for DARPA Secure Silicon Program
By John Goodenough, vice president of technology standards and collaboration, Arm
July 13, 2020 -- Intelligent technology has permeated almost every aspect of our lives, revolutionizing healthcare, transportation, and our daily interactions. It is also dramatically expanding the attack surface for hackers. Annual losses from cybercrime are now approaching $6 trillion with 44 attacks occurring every second. With an ever-evolving threat landscape, which includes the need to protect against supply chain and side channel attacks, the benefit of implementing security solutions that protect IoT devices is clear.
However, the complexity of secure SoC device design, along with multiple challenges in integrating software with secure hardware, means it is often difficult and time consuming to incorporate security measures while still meeting overall application power and performance objectives.
The Automatic Implementation of Secure Silicon program
To address these challenges, Arm Research is working with the U.S. Defense Advanced Research Projects Agency (DARPA) on the Automatic Implementation of Secure Silicon (AISS) program. The four-year AISS program will see Arm Research work as part of a consortium delivering workflow methodologies and the associated design and tool suites to allow a device integrator to achieve power, performance, area and security (PPAS) objectives at lower non-recoverable engineering (NRE) costs. The program aims to allow developers to increase their productivity by exploring economic trade-offs, such as power consumption, area, and performance, specific to their application and intent with security designed in.
The work Arm Research will focus on covers three key components: a secure extensible reference platform, a secure verification and implementation reference flow and a fully attested device management workflow supported by an associated design and provisioning infrastructure. Together these components deliver a secure SoC design, as well as device provisioning and management by automating the process of incorporating scalable security mechanisms into the chip design, including future cloud-based design.
An ecosystem initiative
Meeting DARPA’s program objectives requires a collaborative technology ecosystem working together to deliver a deployable, and well-supported integrated solution of this complexity. Arm will be collaborating with Synopsys to ensure all parts of the solution are developed to a common set of SoC architecture, integration workflow, device manufacturing and provisioning assumptions.
We will also be working with several of our academic collaborators, including the Florida Institute for Cybersecurity Research at the University of Florida, Texas A&M University, the University of California, San Diego and the University of Maryland to push the envelope of what is possible in areas of extensible secure platform architecture, novel introspection and obfuscation techniques to enhance device security.
Building security in from the ground up
Looking ahead, we hope to integrate the outcomes of this research program directly into our own product development, embodied in Arm Corstone and the Arm CryptoIsland family of products. By anchoring Arm contributions alongside those of key ecosystem partners, we can help customers realize compliant SoC devices readied for deployment into secure service solutions.
Arm is constantly looking at better ways to secure devices from chip to cloud and has a broad program of security innovation underway, from the PSA Certified framework to IP protecting against a large spectrum of attacks. Arm Research is also involved in a range of critical security initiatives, including the UK government’s ‘Digital Security by Design’ program.
The AISS program will extend Arm’s end-to-end approach to security and will complement its technology including Arm Pelion Device Management, which covers the full lifecycle of a secure SoC device. It also takes us another step closer to a world of a trillion connected devices by improving device security, and ensuring future technology has security built from the ground up. For the IoT to scale, security must be prioritized, and Arm is proud to be playing an essential role in catalysing the ecosystem to ensure IoT reaches its full potential.
This research was, in part, funded by the U.S. Government. The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the U.S. Government.
About Arm
Arm technology is at the heart of a computing and data revolution that is transforming the way people live and businesses operate. Our advanced, energy-efficient processor designs have enabled intelligent computing in more than 165 billion chips and our technologies now securely power products from the sensor to the smartphone and the supercomputer. In combination with our IoT device, connectivity and data management platform, we are also enabling customers with powerful and actionable business insights that are generating new value from their connected devices and data. Together with 1,000+ technology partners we are at the forefront of designing, securing and managing all areas of compute from the chip to the cloud.
|
Arm Ltd Hot IP
Related News
- Synopsys Awarded DARPA Contract for Automatic Implementation of Secure Silicon Program
- Morello research program hits major milestone with hardware now available for testing
- Intrinsix Cryptographic IP Selected by DARPA for Use in Chips Program, Featuring RISC-V Security Processor
- Thread Group Takes Leap Forward with Availability of First Certified Software Stacks from ARM, NXP, OpenThread and Silicon Labs; Launches Product Certification Program
- Open-Silicon Selected for ARM Approved Design Partner Program
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |