English
Exostiv Labs achieves 50 Gbps interoperability tests with Avnet ONIX board.
July, 27th, 2020 -- Wavre, Belgium and Bnei Dror, Israel -- Exostiv Labs has successfully completed a round of advanced interoperability tests with Avnet’s ONIX ASIC prototyping system, equipped with the Xilinx Virtex Ultrascale XCVU440 FPGA.
Avnet’s ONIX ASIC prototyping system, co-developed by Avnet and Dgtronix, was successfully used with Exostiv Dashboard for Xilinx FPGA. This setup allowed collecting up to 8 GByte of debug trace from Virtex Ultrascale running at speed through transceivers. The system provided more 50 Gbps total bandwidth over FMC connectivity with Exostiv probe.
‘We are very satisfied with this result, Frederic Leens, CEO of Exostiv Labs says. Speed of setup and overall visibility are critical for ASIC prototyping on FPGA and complex high-speed applications such as low latency Ethernet and acceleration. Not only did Avnet’s board interoperate right away with Exostiv probe, but it provided up to 50 Gbps total bandwidth for collecting debugging trace “out of the box” from its FMC connectors.”
With its library of plug-in boards and its modular architecture, ONIX provides a flexible environment for FPGA-based prototyping of ASIC and SoC. As a board, and technology-independent tool, EXOSTIV complements this environment by adding unprecedented visibility into the chip.
‘Visibility is essential to FPGA-based prototyping’, Itamar Kahalani, FAE at Avnet says. “Exostiv’s impressive performance goes much beyond what other instrumentation solutions are capable of, in terms of the number of internal data nodes, trace depth and ability to visualize exceptionally large capture data sets. Exostiv is the ideal EDA tool for ONIX because it makes the most of the ASIC prototype’.
The ONIX ASIC prototyping platform is designed for rapid prototyping and ASIC emulation of high-performance, high-complexity systems. It is available through Avnet Silica across EMEA and Avnet Worldwide.
For more information and a demonstration:
https://www.exostivlabs.com/fpga-prototyping-platform-gets-visibility-with-exostiv/
|
||||||
Related News
- Synopsys Demonstrates Industry's First PCI Express 5.0 IP Interoperability with Intel's Future Xeon Scalable Processor
- eInfochips provides SOC engineering services to Astera Labs in developing industry's first PCIe 4.0 & 5.0 Smart Retimer SoC.
- Rambus Achieves Industry-Leading GDDR6 Performance at 18 Gbps
- Astera Labs Accelerates PCI Express 5.0 System Deployment in Collaboration with Intel and Synopsys
- Astera Labs Verifies Its System-Aware PCI Express 5.0 Smart Retimer Using Avery Design Systems PCIe 5.0 Verification IP
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |