Gen-Z Seeks to Share Memory, Lower Latencies
By Gary Hilson, EETimes (July 30, 2020)
Not to be confused with the demographic cohort that succeeds millennials, Gen-Z is a memory-semantic fabric architecture that’s at a point where it must better define how it fits within the greater scheme of specifications and standards, including the somewhat mature NVM Express and the emerging Compute Express Link (CXL) protocol that’s gaining traction in data centers.
Gen-Z uses memory-semantic communications to move data between memories on different components with minimal overhead, not only interconnecting memory devices, but also processors and accelerators, the latter of which are becoming increasingly popular for specific use cases — storage and artificial intelligence, for example — while taking pressure of the CPU. Ultimately, Gen-Z is about more flexibility and responsiveness when it comes to resource provisioning and sharing, allowing systems to be reconfigured as the demands of applications for different resources change.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- IntelliProp to Demo Gen-Z 1.0 Compliant IP at Flash Memory Summit 2018
- IntelliProp Announces Gen-Z Persistent Memory Controller Combining DRAM and NAND
- PLDA Announces Robust Verification Toolset, Increasing Design Accuracy and Reducing Time-to-Production for Next Generation SoCs with CXL, PCIe 6.0 or Gen-Z Interconnect
- OpenFabrics Alliance (OFA) and Gen-Z Consortium Announce MoU Agreement
- PLDA Announce Complete Support for CXL and Gen-Z protocols
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset