HiWire Consortium Publishes first Active Electrical Cable (AEC) Specification
Spec Draft Version 0.1 Released to HiWire Consortium Members
August 4, 2020 -- The HiWire Consortium, a non-profit corporation supporting the advancement and adoption of HiWire Active Electrical Cables (AECs), announced today the release of the HiWire Active Electrical Cable Specification Draft v0.1 to its Consortium members.
Similar to Ethernet standards developed and shared by multiple organizations including the IEEE 802.3 committees and many multi-source agreements (MSAs), the HiWire AEC Specification defines the standards of the underlying electrical and mechanical specifications, and contains options that may enable significantly different implementations of the same functions. But the HiWire Consortium also defines specific implementations of each AEC type based on real end user input in order to enable the following capabilities:
-
Standardize the implementation of features within the existing IEEE 802.3 and MSA definitions to minimize the amount of adaptation the cable user needs to do in order to qualify different implementations of the same AEC.
-
Push end user qualification requirements upstream by defining a test specification and certified 3rd party test lab, so that users know that a HiWire qualified AEC meets their quality requirements.
-
Implement a monitoring process to ensure that HiWire AECs are manufactured and tested to a consistent level of quality that meets tier 1 end user requirements.
“We’re pleased to achieve this critical milestone with the release of the HiWire AEC v0.1 draft spec to our full membership,” stated Sheng Huang, President of the HiWire Consortium. “We’ve been working closely with members and customers to define a spec that we believe will be widely adopted by the industry as the need to deploy 400G platforms that are reliable, low power, readily available, and support the cost budgets for next generation networks accelerates”, Huang continued.
Active Electrical Cables (AECs) are a specific implementation of high speed Ethernet cables with embedded clock, data recovery (CDR) and gearboxing functionality in the AEC to provide a more robust and flexible solution than traditional direct attach copper (DAC) or optical solutions. These AECs provide a deterministic AUI to AUI interface to the hosts and manage all of the details of the line equalization using embedded CDR technology.
Non-members of the HiWire Consortium can preview the specification at the HiWire Consortium website at www.hiwire.org. For information about the HiWire Consortium, visit www.hiwire.org/learn-more.
About HiWire Consortium
HiWire Consortium is a non-profit corporation supporting the advancement and adoption of HiWire Active Electrical Cables (AEC) by facilitating the development of high-quality compatible HiWire AEC devices and promoting end-user demand for HiWire AEC products through increased public awareness. Consortium members include Accton, Alpha Networks, Arrcus, Intel, Barefoot, BizLink, Broadcom, Cameo, Canaan, Celestica, Centec, Chelsio, Credo, Dell EMC, Delta, DriveNets, EDOM Technology, FoxLink, Innovium, Inventec, Juniper, Keysight Technologies, Microsoft, Quanta Computer, QCT, Senao Networks Inc., Spirent, Steligent, Tencent, UfiSpace, UL, Wistron, WNC, and wiwynn. The organization’s AEC product was featured as part of the first live DDC (Distributed, Disaggregated Chassis) demonstration ever recorded and shown at the OCP Summit 2020.
For more information, please visit www.hiwire.org.
Related News
- Credo Announces the HiWire Consortium for Standardization and Certification of Active Electrical Cables (AEC)
- Credo Announces Production Availability of HiWire Active Electrical Cables
- CXL Consortium Announces Compute Express Link 3.2 Specification Release
- CXL Consortium Announces Compute Express Link 3.1 Specification Release
- Credo Joins with Industry Players to Announce Effort to Standardize CXL Active Electrical Cables & Optics at OCP Global Summit 2023
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |