One on One with RISC-V CTO Mark Himelstein
By Nitin Dahad, EETimes (August 7, 2020)
This week, the RISC-V community member organization, RISC-V International, announced the appointment of 16 board members to the new legal entity headquartered in Switzerland, as it transitions away from the old RISC-V Foundation entity.
The organization also hired a full-time chief technology officer, Mark Himelstein, in June 2020. We caught up with him in an online interview last month to talk about his role, challenges, if any, to widespread adoption of RISC-V, and about the effect of geo-politics.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
- CEO interview: MIPS' Sameer Wasson on a RISC-V reboot
- RISC-V Pioneer SiFive Takes Stock, Realigns, Moves Forward
- EdgeQ Adds Former Qualcomm CEO Paul Jacobs & CTO Matt Grob as Advisors to Disrupt the Current Closed RAN Ecosystem with RISC-V based Highly Programmable 5G and AI Platform
- Bluespec Returns from Landmark RISC-V Summit; CTO Nikhil Leads Discussion on ISA Formal Spec
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset