Intel Looks to Regain Innovation Lead
By Kevin Krewell, EETimes (August 17, 2020)
Intel held an Architecture Day for the first time in two years; it was the company’s chance to reclaim the lead in technology innovation after some recent missteps. The company argued that future progress in IC performance will be predicated less on process shrinks and more on architectural innovations. It then went on to demonstrate it’s getting its groove back with work in several categories of architectural innovation.
Intel has codified those categories. Intel’s Raja Koduri, SVP, chief architect and GM Intel Architecture, Graphics and Software, focused on what Intel calls the Six Pillars of Innovation.
They are: process (which included packaging), architecture, memory, interconnect, security, and software. Packaging is a critical element to putting heterogeneous design methodology together in an efficient coherent manner. And Intel had a lot to talk about when it comes to packaging. It is also clear that Intel has multiple arrows in its quiver to build future designs.
E-mail This Article | Printer-Friendly Page |
Related News
- Synopsys Accelerates Chip Innovation with Production-Ready Multi-Die Reference Flow for Intel Foundry
- Siemens and Intel Foundry collaborate to deliver new tools certifications and EMIB/3D-IC innovation
- Kevin O'Buckley to Lead Foundry Services at Intel
- M31 Promotes Advanced SoC Development and Innovation at Intel Foundry's Direct Connect Event
- Agile Analog joins Intel Foundry Services Accelerator IP Alliance Program to drive forward semiconductor design innovation
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards