Sofics releases Analog I/O's and ESD clamps for TSMC N5 process
First customer received Sofics ESD protection for high-speed SerDes and fail-safe I/O in TSMC N5
Belgium, August 24, 2020 – Sofics bvba, a leading semiconductor integrated circuit IP provider announced that its TakeCharge® Electrostatic Discharge (ESD) portfolio is silicon proven on TSMC’s advanced 5nm process technology. More than 100 fabless companies use Sofics solutions to enable higher performance, higher robustness while reducing design time and cost of SoC design.
Interface ESD protection in FinFET technology is challenging. FinFET circuits are very sensitive to ESD stress, but the conventional ESD concepts are not effective anymore. “Thanks to our close collaboration with TSMC in the IP alliance, Sofics was able to transfer its proprietary ESD portfolio to the most advanced 5nm process technology,” said Koen Verhaege, CEO of Sofics.
“SoC designers need custom analog I/O or ESD cells for some applications including high-speed or wireless interfaces, low power or high voltage tolerant pads. However, designing custom ESD cells is quite cumbersome in such advanced technology in terms of the design complexity and challenges.”
“We are proud to report that a leading semiconductor company recently integrated Sofics ESD protection for its high-speed interface and another one for a 1.8V fail-safe I/O.”
Key aspects for the Sofics ESD solutions include ultra-low leakage, small area and low parasitic capacitance. The IP can be used to protect the most sensitive core interfaces against Electrostatic Discharge.
TakeCharge cells as well as robust I/O solutions are readily available from Sofics. One can find more information about FinFET ESD and Analog I/O solutions from Sofics on the Website .
About Sofics
Sofics stands for “Solutions for ICs.” Sofics is an IP provider with a track record in on-chip robustness for ESD, EOS and EMC with an extensive patent portfolio, proven on more than 50 processes. Our 100 licensees have integrated Sofics IP into their IC products. Thanks to close cooperation with some of the leading semiconductor companies, more than 4500 mass-produced ICs are protected by Sofics ESD solutions.
|
Related News
- Sofics releases pre-silicon analog I/O's for high-speed SerDes for TSMC N5 process technology
- Sofics Analog I/O's and ESD clamps proven for TSMC 16nm, 12nm and 7nm FinFET processes
- Sofics Releases Analog IO's and ESD protection clamps for Advanced Applications using TSMC 7nm FinFET process
- Sofics, ICsense Merge ESD and I/O Technologies, Deliver 3.3V Signalling on Icera's 40nm, 1.8V I/O Baseband Chip
- Certus Semiconductor releases I/O library in TowerJazz's 65nm process
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |