AI Requires Tailored DRAM Solutions: Part 1
Frank Ferro, Senior Director Product Management at Rambus, and Shane Rau, Senior Research Executive at IDC, recently hosted a webinar that explores the role of tailored DRAM solutions in advancing artificial intelligence. In part one of this four-part series, Ferro and Rau discuss a wide range of topics including the interconnected system landscape, the impact of COVID-19 on the data center, and how AI is helping to make sense of the data deluge.
The Interconnected System Landscape
According to Rau, the internet is “segmenting” with the advent of ubiquitous communications: cellular and Wi-Fi.
“Over the last 10 years, we’ve built ubiquitous communications across different system types with interconnected servers and data centers,” he explains. “For interconnected data centers, we have the cloud connecting through communications infrastructure to PCs, phones, and tablets, but also through edge infrastructure to IoT systems. What we used to call embedded systems are now IoT systems and even cars.”
According to Rau, there is now a landscape of interconnected systems. This means data – and the computing of that data – can be located anywhere across this broad landscape.
“The opportunity for AI – and by extension semiconductors – is vast across the internet system landscape,” he elaborates. “Even when you look at the relatively new segments of the landscape, those would be IoT, and the edge infrastructure systems that bring computing power closer to both IoT and endpoints. The opportunity there is newer, but also growing significantly. And indeed collectively, the revenue for all of those microcontrollers and microprocessors that are running AI – the opportunity at the endpoints and in the edge infrastructure – is more than it is in the traditional data center and cloud.”
E-mail This Article | Printer-Friendly Page |
|
Related News
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Ocean Logic releases 1080p H.264 encoder and limited decoder with 8-16:1 compressed frame store that requires no off chip DRAM
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- RaiderChip raises 1 Million Euros in seed capital to market its innovative generative AI accelerator: the GenAI v1.
- Synopsys Helps Advance IBM's Vision of 1,000 Times Improvement in AI Compute Performance during the Coming Decade
Breaking News
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
- intoPIX and EvertzAV Strengthen IPMX AV-over-IP Interoperability with Groundbreaking JPEG XS TDC Compression Capabilities at ISE 2025
- TeraSignal Demonstrates Interoperability with Synopsys 112G Ethernet PHY IP for High-Speed Linear Optics Connectivity
- Quadric Opens Subsidiary in Japan with Industry Veteran Jan Goodsell as President
Most Popular
- Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
- 创飞芯宣布其反熔丝一次性可编程(OTP)技术在90nm BCD 工艺上实现量产
- Alphawave Semi to Showcase Innovations and Lead Expert Panels on 224G, 128G PCIe 7.0, 32G UCIe, HBM 4, and Advanced Packaging Techniques at DesignCon 2025
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Mixel Announces the Opening of New Branch in Da Nang, Vietnam