Gowin Semiconductor Launches GOAI 2.0 For Embedded Machine Learning Inference
SAN JOSE, Calif. and GUANGZHOU, China -- September 21, 2020 - GOWIN Semiconductor Corp., the world’s fastest-growing programmable logic company, releases the latest version of their GoAI machine learning platform, providing an SDK and accelerator to perform machine learning for edge inference using convolutional neural networks on GOWIN FPGAs. GOWIN GoAI 2.0 offers direct integration into the TensorFlow and TensorFlow Lite Machine Learning Platforms, optimization for targeting GOWIN’s GW1NSR4P µSoC FPGA, and an accelerator to offload compute-intensive functions from the microcontroller embedded within GOWIN FPGAs with additional 80x performance.
Machine Learning is a rapidly developing field and development is aligning on frameworks, platforms, models, and datasets for better standardization, reliability, and ease of development. TensorFlow has become one of these aligning platforms and has included support for embedded SoC’s and microcontrollers. GoAI 2.0 adds the necessary additions to easily use TensorFlow with embedded FPGAs from GOWIN.
“GoAI 2.0 has several important updates for deploying machine learning models onto edge focused, embedded FPGAs,” said Grant Jennings, Director of International Marketing for GOWIN Semiconductor. “We can use GoAI 2.0 to deploy reasonably sized and standardized machine learning models such as Mobilenet onto our GW1NSR4P µSoC FPGA. The GW1NSR4P is perfect for performing TinyML inference at the edge using TensorFlow Lite for Microcontrollers because it includes a hardened ARM Cortex-M3 microcontroller for direct model porting and control of the GoAI accelerator, 4.6K look-up tables of FPGA fabric to instantiate the GoAI 2.0 accelerator and connect sensor inputs as well as an additional 8MB of SRAM for layer storage all in a low cost 6x6mm QFN48 package. Our GoAI 2.0 SDK allows our customers to go from TensorFlow to FPGA deployment quickly and easily.”
With GoAI 2.0 no FPGA RTL or microprocessor C/C++ programming is required. The C/C++ code to drive the accelerator from the ARM Cortex-M processor is generated automatically by the GoAI 2.0 SDK. The GoAI 2.0 accelerator is offered as an FPGA IP, but is also included as part of pre-generated FPGA bitstreams with various types of sensor inputs. The GoAI 2.0 accelerator architecture is designed such that only a register map needs to be updated per model layer by the processor and no RTL changes are required to deploy or change the machine learning model used.
While machine learning can have a significant learning curve, GoAI 2.0 offers several starting reference designs with different types of sensor inputs to get started such as cameras, microphones, and accelerometers. Reference designs include data inference of predicting a sine wave output based on an input value, audio phrase detection for inferring a phrase of “yes” or “no” from a microphone input, and person detection inferring the presence of a human in view of a camera. Additional reference designs are continuing to be developed including gesture detection which detects the shape a user draws in the air while holding the development board using an accelerometer. Developers can get started with GoAI 2.0 using one of three GoAI Embedded Development Kits. The development kits include various sizes of GOWIN FPGAs, sensors to run the reference designs, and other peripherals such as HDMI inputs and outputs for video demonstrations.
“Machine Learning edge inference has become mainstream for applications in many marketplaces, including consumer, industrial, and medical,” said Scott Casper, Americas Director of Sales, GOWIN Semiconductor. “The GoAI 2.0 platform enables embedded system engineers to add these advanced features easily into applications at cost-effective prices. We have many resources available such as reference platforms, development kits, and field support to get engineers started right away”
For more information on GOWIN’s GoAI 2.0 Machine Learning Platform and upcoming webinar, please visit us at https://www.gowinsemi.com/en/market/featured_detail/11/
“Gowin will demonstrate our GoAI 2.0 platform in the coming AI EXPO KOREA,” said by Stanley Tse, Sales Director (Asia) of Gowin Semiconductor Corp and General Manager of Gowin Semiconductor Hong Kong, “ We select AI EXPO KOREA as the first tradeshow to introduce GoAI 2.0 platform for the innovation and leading AI technology in Korea. Gowin GoAI 2.0 provides the most cost effective platform to the edge AI market and our person detection solution has already been selected by Korea customer as next generation platform. Our platform significantly reduces the power consumption and design complexity compared to their current solution.”
GOWIN’s GoAI 2.0 solution will be demonstrated at AI EXPO KOREA on October 27-29, 2020 in Hall D, COEX, SEOUL, KOREA. Interested attendees can review the conference details at http://www.aiexpo.co.kr/main
About GOWIN Semiconductor Corp.
Founded in 2014, Gowin Semiconductor Corp., headquartered with major R&D in China, has the vision to accelerate customer innovation worldwide with our programmable solutions. We focus on optimizing our products and removing barriers for customers using programmable logic devices. Our commitment to technology and quality enables customers to reduce the total cost of ownership from using FPGA on their production boards. Our offerings include a broad portfolio of programmable logic devices, design software, intellectual property (IP) cores, reference designs, and development kits. We strive to serve customers in the consumer, industrial, communication, medical, and automotive markets worldwide.
|
Related News
- GOWIN Semiconductor USB 2.0 PHY Interface and Device Controller IPs Achieve USB-IF Certification
- Synopsys and SiMa.ai Collaborate to Bring Machine Learning Inference at Scale to the Embedded Edge
- GLOBALFOUNDRIES and Mentor Collaborate to Launch New Semiconductor Verification Solution Embedded with Advanced Machine Learning Capabilities
- ArterisIP Advances Machine Learning SoC Design with Ncore 2.0 Cache Coherent Interconnect and Resilience Package
- EEMBC Launches OABench(TM) 2.0 Second-Generation Office Automation Benchmark Suite for Embedded Processors
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |