VSORA Introduces Small Footprint, Low-Power PetaFLOPS Platform Enabling L4/L5 Autonomous Driving
Powerful Multi-Core DSP Architecture Provides Flexibility While Eliminating Need for DSP Co-Processors, Hardware Accelerators
PARIS –– October 6, 2020 –– VSORA, a provider of high-performance silicon intellectual property (IP) solutions for artificial intelligence, digital communications and advanced driver-assistance systems (ADAS) applications, today unveiled the first PetaFLOPS computational platform to accelerate Level 4 (L4) and Level 5 (L5) autonomous vehicles designs.
The programmable solution, delivered as an IP block called AD1028, combines digital signal processing (DSP) and machine learning (ML) acceleration for the autonomous driving industry. Its powerful multi-core DSP and AI architecture eliminates the need for DSP co-processors and hardware accelerators to provide a level of flexibility never achieved previously.
“We are proud to be the first to offer computational power, portability and economy in one device for designing L4 and L5 autonomous vehicles,” remarks Khaled Maalej, CEO and founder of VSORA. “AD1028 is the first in a series of platforms from VSORA to provide global vehicle manufacturers early commercial availability of L4 and L5 functionality.”
Caption: The VSORA AD1028 computation platform combines DSP and DNN acceleration eliminating performance bottlenecks associated with external memories caused by restricted data-transfer bandwidth. It handles multiple parallel instances of any combinations of both types of sensor fusions, including hybrid fusion when the fusion requires signal processing as well as AI functionality.
Introducing AD1028
While a human driver can still take control of the vehicle in Level 4 autonomy, Level 5 removes entirely the human driver to achieve fully autonomous driving capabilities. The computational requirements to achieve L4 and L5 driving autonomy are daunting.
The modular architecture of AD1028 is well suited to meet the challenging task. With computational power of 1,028 TeraFLOPS or one PetaFLOPS running at 2GHz, AD1028 processes an eight-million pixel images on a Yolo-v3 in less than seven milliseconds (ms) and a full HD image in less than 1.6 ms. It can handle multiple parallel instances of any combination of all types of sensor fusions, including hybrid fusion when the fusion requires signal processing as well as AI functionality. The processing power can be configured by the user without changing the high-level description of the algorithm.
The computational device combines DSP and deep neural network (DNN) engines configured to eliminate the performance bottleneck associated with external memories caused by restricted data-transfer bandwidth. It reduces latency and power consumption by shortening the datapath to and from the memory.
Through an on-chip memory shared between the platform’s DSP and AI sections, AD1028 empowers the user to implement an efficient, low-latency Perception stage, and combine it with the Planning stage on the same device using algorithmic combinations of AI and advanced mathematical formulas.
Implemented on 7-nanometer process technology, the AD1028 logic area measures 35 mm2 and consumes less than 35 watts.
Availability and Pricing
The AD1028 platform is available now. It is the first in a family of products to be introduced through the end of 2020 offering a range of processing power.
Pricing is available upon request.
Email requests for more information about AD1028 or other VSORA Solutions should be sent to press@vsora.com.
About VSORA
VSORA provides high-performance intellectual property (IP) solutions for chipmakers designing the latest generations of artificial intelligence, general high-end signal processing used in advanced driver-assistance systems (ADAS) and digital communications systems including 5G. Its powerful multi-core digital signal processing (DSP) architecture eliminates the need for DSP co-processors and hardware accelerators to provide a level of flexibility achievable only with software programming. VSORA was founded in 2015 by DSP engineers from the former DiBcom, now part of Parrot. has offices in France, the United States and Taiwan.
|
Related News
- VSORA Introduces Tyr Chip Family Enabling L2-L5 Autonomous Driving
- X-Silicon Introduces the World's First Vulkan Driver Implementation for RISC-V, Enabling an entire Ecosystem of 3D Graphics, AI and Compute for Low-Power, Mobile, Edge and IOT Devices
- Ittiam Systems Introduces 'Clove' - Second Generation Hardware Platform in neonCaster Family for Low-Power Multimedia Applications
- Cadence Introduces 32/28-Nanometer Low-Power RTL-to-GDSII Silicon Realization Reference Flow for Common Platform Alliance
- Mentor Graphics Introduces Smallest Footprint, Industry-Compliant Serial ATA PHY for Optimized Low-Power Designs
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |