Attend Andes Technology's Presentation "A RISC-V Out-of-Order Processor" at the Linley Processor Conference
SAN JOSE, CA – October 12, 2020 – Principal Engineer Thang Tran of Andes Technology Corporation (TWSE: 6533), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and founding member of RISC-V International will present at the Linley Processor Conference on Wednesday October 21st at 9:30 AM. His talk will describe a vector processor with 9 functional units and integral scalar floating-point unit. Tran will describe how fourteen vector instructions can be concurrently executed. He will also explain how innovative design algorithms are used to issue 8 micro-ops per cycle and allow vector instructions to be chained, executed, and completed out-of-order without the use of any temporary registers.
"The AI processor market will expand..., hitting $68.5 billion by the mid-2020s," IHS Markit predicts. "AI is already propelling massive demand growth for microchips," said Luca De Ambroggi, senior research director for AI at IHS Markit. "However, the technology also is changing the shape of the chip market, redefining traditional processor architectures and memory interfaces to suit new performance demands."
"This new era belongs to the internet of things (IoT), machine learning (ML), and artificial intelligent (AI)," said Tran. "The flexible, extensible, and configurable RISC-V instruction set architecture is best for these applications and is experiencing rapid worldwide adoption. RISC-V provides both standard extension to the instruction set as well as custom instructions. One of the important extension is vector which is critical for ML and AI applications. Andes Technology is the first offer a RISC-V vector processor core that provides the performance being demanded by these emerging applications."
"We are extremely pleased to be contributing to the Linley Processor Conference in 2020," said Andes President Frankwell Lin. "The conference continues as the international venue for the next generation of commercial processors. Having our leading-edge RISC-V processor core described before the most astute and discerning worldwide audience reflects on the innovation our presenter Thang Tran and the Andes engineering team has achieved. We invite you to attend to hear first-hand of our breakthrough."
About the Linley Processor Conferences
For more than a decade, The Linley Group has delivered the industry's premier processor conference. This year, the Linley Fall Processor Conference will showcase the latest innovations in processors and IP cores for artificial intelligence (AI) applications, embedded, data center, automotive, and server designs.
About Andes Technology Corp.
Andes Technology Corporation is a world-class creator of innovative high-performance/low-power 32/64-bit processor cores and associated development environment to serve the rapidly growing global embedded system applications. The company delivers superior low power CPU cores, including the comprehensive RISC-V V5 family of processor IPs, with integrated development environment and associated software/hardware solutions for efficient SoC design. Up to the end of 2019, the cumulative volume of Andes-Embedded™ SoCs has surpassed the 5-billion mark. Andes Technology's comprehensive CPU line includes extensible entry-level, mid-range and high-end families. For more information, please visit www.andestech.com
|
Andes Technology Corp. Hot IP
Related News
- Andes Announces General Availability of the New RISC-V Out-Of-Order Superscalar Multicore Processor, the AndesCore™ AX65
- Andes Technology Unveils The AndesCore® AX60 Series, An Out-Of-Order Superscalar Multicore RISC-V Processor Family
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
- Andes Technology's N25F RISC-V Processor Enables Superior Performance And Low Power For Phison's X1 Enterprise SSD Controller
- Andes Technology's N25F RISC-V Processor Enables Superior Immersive Scenarios for ASPEED Technology's Powerful Image Stitching SoC AST1230
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |