Innosilicon Achieves World-First Tapeout Success on SMIC N+1 Process
Zhuhai, China, October 13, 2020 -- Innosilicon, as a global one-stop provider of IP and ASIC customization, has achieved the world-first tapeout success on the advanced SMIC FinFET N+1 process with all the function tests passed in one stroke. This marks a significant milestone of the process iterations and joint efforts in the past few months.
Powered by its full pack of high-bandwidth and high performance computing technologies, Innosilicon continues to focus on IP and ASIC customization and has a demonstrated track record of multiple successes in advanced processes. It has supported the mass production of billions of high-end SOCs for global customers.
Since 2019, while the SMIC's N+1 process has yet to mature, the Innosilicon team has invested tens of millions of yuan in design optimization and made every effort to accomplish the NTO tapeout. This very first chip based on the N+1 process has undergone multiple rounds of test iterations in the past few month, helping SMIC break through the bottleneck in the production yield on N+1 process.
Through a close collaboration with the world’s famous foundry SMIC, Innosilicon has enabled dozens of global customers to achieve silicon success in both mature process nodes (55nm, 40nm, 28nm, 22nm, etc.) and advanced nodes (FinFET 14nm, 12nm, 7nm). With large-scaled IP authorization and customized mass production of high-end SOC in various advanced processes (including GDDR6, Chiplet, Serdes etc.), Innosilicon has been awarded as “Best IP Partner” by SMIC for multiple times .
Today, Innosilicon’s innovation capabilities are demonstrated in the success of this NTO tapeout verification, the first industry-wide benchmark for new SMIC N+1 technology.
About INNOSILICON
Innosilicon is a worldwide one-stop provider of mixed signal IPs and ASIC customization with leading market shares in Asian-Pacific market for 10 consecutive years. . Backed by its 14 years of technical expertise in developing cutting-edge IPs and ASIC products, Innosilicon has assisted global partners in realizing their product goals.
In 2018, Innosilicon and NVIDIA was the first in the world to reach mass production of the performance-leading GDDR6 interface in its cryptographic GPU product. In 2019, Innosilicon announced availability of the HDMI2.1 IP supporting 4K/8K display as well as 32Gbps SerDes PHY. This year, Innosilicon was the first to launch INNOLINK Chiplet and HBM2E and other high-performance computing platform (supporting CPU/GPU/ NPU chip and server). Also, the next-generation graphics GPU products provided by Innosilicon will soon be available in the global market to unlock new possibilities.
|
Related News
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Brite Semiconductor Achieves First-Pass Silicon Success with SMIC's 40nm Process
- SMIC Achieves Silicon Success with High Performance 45-nanometer Process
- OPENEDGES Achieves Tapeout of LPDDR5x/5/4x/4 PHY IP on 5nm SF5A Process Technology
- Alphawave IP Achieves Its First Testchip Tapeout for TSMC N3E Process
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |