JEDEC Announces Publication of JEDEC Module Sideband Bus
ARLINGTON, Va., USA – October 13, 2020 – JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of JESD403-1 JEDEC Module Sideband Bus standard (“SidebandBus”). SidebandBus was developed in coordination with the MIPIÒ Alliance as both a subset and superset of the MIPI I3C BasicSM serial bus standard. SidebandBus defines the parameters for usage of the system management control bus for the coming generation of DDR5 memory modules and beyond, and is available for download from the JEDEC website.
SidebandBus defines the system aspects of JEDEC’s application of the MIPI I3C Basic protocol and electrical characteristics. SidebandBus enhances I3C Basic with extended commands and functions such as a hub functionality that increases the number of supported devices on the bus without sacrificing the full 12.5 MHz throughput of the bus. SidebandBus also supports a smooth migration from legacy systems to the new interface by supporting operation in a slower I2C mode, allowing the industry time to transition.
SidebandBus was developed in parallel with and is incorporated into a family of new support devices focused on DDR5 including Power Management IC (PMICs), Thermal Sensors, Registering Clock Drivers (RCD), and the recently released Serial Presence Detect (SPD) device which acts as the SidebandBus hub for the other devices.
“SidebandBus represents a significant growth of JEDEC’s efforts to coordinate a wide variety of functions to enable the system level factors to enable the next generation of high-performance memories,” said Bill Gervasi, Chairman of the SPD Task Group that developed the SidebandBus standard. “The high-performance communications enabled by this system management bus allow systems to efficiently configure the new memory modules and collect telemetry data in real time to monitor system health on the fly.”
"MIPI Alliance has a well-established relationship with JEDEC that has continued to advance the industries we serve through the development of complementary specifications," said Peter Lefkin, MIPI Alliance Managing Director. "MIPI I3C, along with its subset, I3C Basic, has been widely embraced as the next-generation bus interface, and we're pleased to support its use in JEDEC's new SidebandBus standard."
“JEDEC is delighted to continue our longstanding collaboration with MIPI Alliance on the development of I3C Basic and SidebandBus, which have helped the industry converge on a unified strategy for serial buses for the next generation of networked electronic devices,” added Mian Quddus, JEDEC Board of Directors Chairman.
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 300 member companies work together over 100 JEDEC technical committees and task groups to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit www.jedec.org.
|
Related News
- JEDEC Announces Publication of Serial Presence Detect Support and Module Labels Specifications to Support New Hybrid Memory (NVDIMM)
- JEDEC® Adds to Suite of Standards Supporting Compute Express Link® (CXL®) Memory Technology with Publication of Two New Documents
- JEDEC® Announces Publication of Compute Express Link® (CXL®) Support Standards
- JEDEC Publishes New CAMM2 Memory Module Standard
- JEDEC Publishes New Standard to Support CXL Memory Module Implementation
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |