PVT Controller (Series 5) (Sub-system for complete PVT monitoring), TSMC N4P. N5 , N6
Breakthrough Synopsys IC Validator Technologies Deliver Faster Physical Signoff Convergence
New Elastic CPU, Explorer LVS, and Machine Learning Features Deliver Accelerated Time-to-Results for Automotive, High-Performance Computing, AI, Networking and Wireless Applications
MOUNTAIN VIEW, Calif., Oct. 20, 2020 -- Synopsys, Inc. (Nasdaq: SNPS) today announced the immediate availability of the latest release of its IC Validator physical verification solution, which includes several new innovative technologies to accelerate time-to-results for leading-edge applications. IC Validator's unique elastic CPU management technology delivers up to 40 percent compute savings in physical signoff for both on-premise and cloud environments. Another new technology in IC Validator includes machine-learning driven root cause analysis that automatically identifies critical design rule checking (DRC) issues enabling faster DRC closure. Additionally, the Explorer layout versus schematic (LVS) technology offers up to 30X faster runtime and order of magnitude debugging speed-up during SoC integration.
"Customers developing leading-edge designs continually face design-closure challenges due to growing design sizes and manufacturing complexity. On-time physical verification closure is essential to meet demanding tapeout schedules," said Raja Tabet, senior vice president of Engineering, Design Group at Synopsys. "Our IC Validator's innovations will provide designers with faster performance, productivity, and a faster path to production silicon."
IC Validator, a key component of Synopsys' Fusion Design Platform™ and Custom Design Platform™, is a comprehensive and highly scalable physical verification solution that includes DRC, LVS, programmable electrical rule checks (PERC), dummy metal fill, and design-for-manufacturability (DFM) enhancement capabilities. Architected for high performance and scalability, IC Validator maximizes mainstream hardware utilization, using smart memory-aware load scheduling and balancing technologies. It uses both multi-threading and distributed processing across multiple machines to provide scalability benefits that extend to thousands of CPUs.
IC Validator verification in Synopsys' Fusion Design Platform enables fast DRC checking, automatic fixing, timing aware fill insertion and signoff accurate STAR RC™ integration to accelerate convergence. IC Validator's live DRC technology provides on-demand verification for immediate DRC feedback in Synopsys' Custom Design Platform.
Learn more about Synopsys IC Validator's new technologies at https://www.synopsys.com/implementation-and-signoff/physical-verification.html.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys IC Validator Certified by Samsung Foundry for 7nm Signoff Physical Verification
- Synopsys IC Validator Certified by GLOBALFOUNDRIES for Signoff Physical Verification
- Synopsys' IC Validator Certified by TowerJazz for Signoff Physical Verification
- Synopsys' IC Validator Certified by Samsung Foundry 14-nm Process for Signoff Physical Verification
- Synopsys' IC Validator Distributed Processing Accelerates Signoff Physical Verification of Mellanox Design
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |