SmartDV to Exhibit at Virtual Samsung SAFE Forum 2020 with Portfolio of Design and Verification IP
Attendees Can Learn How SmartDV Design and Verification Solutions Enable Users to Get to Market Quickly, Confidently
SAN JOSE, CALIF –– October 20, 2020 ––
WHO: SmartDV™ Technologies, the Proven and Trusted choice for Design and Verification Intellectual Property (IP)
WHAT: Will highlight its Design and Verification IP portfolio at Samsung’s SAFE™ Forum 2020, along with SmartConf testbench generator, an add-on automation tool to its Verification IP portfolio, and Smart ViPDebug™, a visual protocol debugger that reduces debug time. Specific Design and Verification IP to be showcased includes:
- Verification IP for Arm® AMBA® CHI, CXS and LPI protocols
- Memory controller Design IP for high-speed HBM2/2E, HBM3, GDDR6 and LPDDR4/5 memories
- Design IP for video, imaging and entertainment systems such as V-by-One, VESA DSC, HDCP 2.3, HDMI CEC, HDMI eARC, CXP and SLVS-EC.
- Design IP for PCIe® CXL its new Verification IP that supports MIPI A-PHY v1.0, the industry-standard, long-reach serializer-deserializer (SerDes) physical layer interface.
SmartDV will also present its RISC CPU Verification tool and provide on-demand demonstrations of its Smart ViPDebug™, a visual protocol debugger that reduces debug time.
WHEN: Wednesday, October 28, beginning at 10 a.m. P.D.T.
WHERE: Online. Register at the Samsung SAFE Forum 2020 website.
Attendees can schedule virtual or meetings to learn more about SmartDV’s Design and Verification IP solutions and how they enable users to get to market quickly and confidently at demo@smart-dv.com.
About SmartDV
SmartDV™ Technologies is the Proven and Trusted choice for Design and Verification IP with the best customer service from more than 250 experienced ASIC and SoC design and verification engineers. SmartDV offers high-quality standard protocol Design and Verification IP for simulation, emulation, field programmable gate array (FPGA) prototyping, post-silicon validation, formal property verification and RISC-V CPU verification. All of its Design and Verification IP solutions can be rapidly customized to meet specific customer design needs. The result is Proven and Trusted Design and Verification IP used in hundreds of networking, storage, automotive, bus, MIPI and display chip projects throughout the global electronics industry. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif.
|
SmartDV Technologies Hot IP
SmartDV Technologies Hot Verification IP
Related News
- Vidatronic to Exhibit at Samsung Foundry Forum and SAFE™ Forum in San Jose in October
- Visit Vidatronic at the Virtual Samsung SAFE Forum on October 28th
- SmartDV's DVCon China Exhibit to Showcase Extensive Verification IP Portfolio
- Faraday Delivers SAFE™ IP Portfolio for Samsung Foundry 14LPP Process
- Samsung and Its Foundry Partners Reveal Solutions for a Strong Design Infrastructure at 3rd SAFE Forum 2021
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |