Xilinx Introduces Breakthrough Zynq RFSoC DFE for Mass 5G Radio Deployments
New class of adaptive radio platforms combines flexibility for evolving 5G standards and a hardened radio digital front-end for performance, power, and cost effectiveness
SAN JOSE, Calif.-- October 27, 2020 -- Xilinx, Inc., (NASDAQ: XLNX) today introduced Zynq® RFSoC DFE, a breakthrough class of adaptive radio platforms designed to meet the evolving standards of 5G NR wireless applications. Zynq RFSoC DFE combines hardened digital front-end (DFE) blocks and adaptable logic to build high performance, low power, and cost-effective 5G NR radio solutions for a broad array of use cases ranging across 5G low-, mid-, and high- band spectrum. Zynq RFSoC DFE offers the best balance of technologies between the cost economies of an ASIC using hardened blocks and the flexibility, scalability, and time-to-market benefits of a programmable and adaptive SoC.
5G radio requires solutions that not only meet bandwidth, power, and cost challenges for widespread deployment, but must also adapt to the three key 5G use cases: enhanced Mobile Broadband, massive Machine Type Communication, and Ultra-Reliable Low-Latency Communication. In addition, solutions must scale for evolving 5G standards such as OpenRAN (O-RAN) as well as new and disruptive 5G business models. Zynq RFSoC DFE integrates hardened DFE application-specific blocks for 5G NR performance and power savings while also offering the flexibility to integrate programmable adaptive logic to enable a futureproof solution for evolving 5G 3GPP and O-RAN radio architectures.
"For the first time, Xilinx is providing a wireless radio platform with more hardened application-specific IP than adaptive logic to address low power and low cost 5G requirements,” said Liam Madden, executive vice president and general manager, Wired and Wireless Group at Xilinx. “With the market needs around 5G evolving, integrated RF solutions need to be adaptable to address future standards. Zynq RFSoC DFE provides the optimal balance between that adaptability and fixed function IP.”
Zynq RFSoC DFE offers 2X performance-per-watt compared to its prior generation and scales from small cell to massive MIMO macrocells. The solution is the industry’s only direct RF platform that enables carrier aggregation/sharing, multi-mode, multi-band 400MHz instantaneous bandwidth in all FR1 bands, and emerging bands up to 7.125GHz. When used as a millimeter wave intermediate frequency transceiver, it provides up to 1,600MHz of instantaneous bandwidth. Zynq RFSoC DFE is architected such that customers can bypass or customize the hard IP blocks. For example, customers can leverage Xilinx’s field-proven DPD that supports existing and emerging GaN power amplifiers or insert their own unique DPD IP.
“As 5G continues to evolve in both commercial deployments and new use cases, it is critical for the supply chain to provide flexible components for vendors to create cost effective, adaptive and future-proof equipment. Open RAN takes this requirement to a much higher level, where flexible designs are paramount to its success,” said Dimitris Mavrakis, senior research director of 5G at ABI Research. “With its balance of hardening and adaptable logic, Zynq RFSoC DFE is a unique offering which combines the cost characteristics typically found in ASICs while providing the design flexibility and customization available in an FPGA.”
Availability
Zynq RFSoC DFE design documentation and support is available to early access customers, with shipments expected during the first half of 2021. More information on the entire family of Zynq UltraScale+ RFSoCs, including the newest Zynq RFSoC DFE, can be found at www.xilinx.com/rfsoc-dfe.
Learn more about the breakthrough Zynq RFSoC DFE at Xilinx Adapt: 5G, a two-day virtual technical event from November 18-19. Join us to hear about the latest wireless solutions from Xilinx, along with sessions on key industry trends and how to stay ahead of the 5G deployment curve. Register here.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Collaborates with Fujitsu to Support 5G Deployments in the US
- Xilinx Extends its Breakthrough Zynq UltraScale+ RFSoC Portfolio to Full sub-6GHz Spectrum Support
- Xilinx Delivers Zynq UltraScale+ RFSoC Family Integrating the RF Signal Chain for 5G Wireless, Cable Remote-PHY, and Radar
- Xilinx Unveils Disruptive Integration and Architectural Breakthrough for 5G Wireless with RF-Class Analog Technology
- Xilinx and NEC Accelerate Next-Generation 5G Radio Units for Global Deployment
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |