Avery Design Debuts QEMU Virtual Host to SystemVerilog PCIe VIP HW-SW Co-simulation Solution for Pre-silicon System-level Simulation of NVMe SSD and PCIe Designs
TEWKSBURY, Mass.-- November 10, 2020 -- Avery Design Systems, leader in functional verification solutions today announced the pre-silicon system simulation solution of NVMe SSD and PCIe® designs using QEMU virtual host to SystemVerilog PCIe VIP co-simulation thus enabling the functional validation of complete NVMe and PCIe hardware-software SoC designs using industry standard conformance and performance benchmarking software applications running in Linux and Windows® environments.
“Early HW-SW integration and verification accelerates the development schedule and reduces bug fix times and iterations dramatically,” said Chris Browy, VP sales and marketing of Avery Design Systems. “We are pleased to expand the capability of our industry leading, SystemVerilog-based PCIe and NVMe VIP to support virtual host prototyping and address the needs of both hardware and software design teams.”
Co-simulating the actual SoC RTL with a QEMU open software virtual machine emulator environment running any number of Linux or Windows OS builds allows software engineers to natively develop and build any of their custom firmware, drivers, and applications and run them unaltered and debug software issues using standard debuggers (GDB and KGDB) as part of a comprehensive validation process of the SoC operation against the cycle accurate and detailed SystemVerilog RTL representation of the hardware. In a complementary manner, HW engineers can evaluate how their SoC performs through executing PCI BIOS and expansion ROM code, OS boot, and custom driver initialization sequences in addition to running real application workloads and utilizing the full PCIe and NVMe VIP protocol aware debugging features to investigate any hardware related issues.
Hardware or software design iterations can be turned around and evaluated rapidly and enable a much smoother transition from simulation to FPGA prototyping wherein the SoC design can go through comprehensive stress and interoperability testing.
System bring-up and validation using standards-based conformance and interoperability testing is now feasible across a wide range of designs - NVMe SSDs, smart NICs, PCIe switches and retimers, and a myriad of other PCIe endpoint-based peripherals. Examples include:
- NVMe SSD validation requires executing the UNH-IOL INTERACT test software in addition to other performance benchmarking applications such as FIO, PMark8, and CrystalDiskMark.
- PCIe compliance requires passing the PCI-SIG® PCIeCV and interoperability tests at a PCI-SIG Compliance Workshop.
“Supporting IOL INTERACT in a QEMU/PCIE VIP system-level co-simulation platform for in-house testing at the pre-silicon level gives IOL INTERACT users great confidence that their products will meet the NVMe Integrator's list requirements when submitted for testing,” said David Woolf, Senior Engineer, Datacenter Technologies, UNH-IOL. “We are pleased to collaborate with Avery to have this solution supported for our latest IOL INTERACT release deploying the UNH-IOL NVMe Conformance and UNH-IOL NVMe Interoperability test plans.”
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for gate-level X-pessimism verification and real X root cause and sequential backtracing; and robust core-through-chip-level Verification IP for PCI Express, CXL, CCIX, Gen-Z, USB, AMBA, UFS, MIPI CSI/DSI, I3C, DDR/LPDDR, HBM, ONFI/Toggle/NOR, NVM Express, SATA, AHCI, SAS, eMMC, SD/SDIO, CAN FD, and FlexRay standards. The company has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
About the UNH-IOL
The UNH-IOL is dedicated to being the world's premier data networking resource. Beginning in 1988, the UNH-IOL has built a multimillion dollar testbed and developed testing solutions to help companies efficiently and cost effectively deliver products to market. UNH-IOL’s services fit the needs of the market, while maintaining broad, comprehensive interoperability and conformance testing of networking, data, telecommunications, and storage products. The industry relies on UNH-IOL’s extensive staff experience, standards-bodies participation, 28,000+ square foot facility, and 100+ students who represent the future interoperability testing and verification.
|
Avery Design Systems Hot Verification IP
Related News
- Avery Announces 800G Ethernet VIP virtual network co-simulation platform, enabling SoC pre-silicon validation in real networked application environments
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Avery Design Debuts CXL 2.0 System-level VIP Simulation Solution
- Carbon Design Systems Adds Co-Simulation Model Library to Expanding System-Level Validation Tool Suite
- Siemens to demonstrate first pre-silicon simulation environment for Arm Cortex-A720AE for Software Defined Vehicles
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |