Creonic Participates in Horizon 2020 EPIC Research Project
Kaiserslautern, Germany, Dec. 21, 2020 — Creonic GmbH worked under the coordinated efforts of Technikon, an Austrian company, with eight partners from seven European countries on the EPIC Project as part of the Horizon 2020 EU Program.
EPIC project developed a framework and created a database to evaluate and drive FEC techniques as key enablers of practicable beyond 5G wireless Terabit/s solutions. Beyond-5G applications are expected to require wireless data rates in the Tb/s range in a power envelope in the order of some Watts.
In the past, progress in microelectronic silicon technology driven by Moore’s law was an enabler of large leaps in throughput, lower latency, or lower power.
We have now reached a point where microelectronics can no longer keep pace with the increased requirements of communication systems, especially with respect to energy efficiency for wireless transceivers, which have tightly constrained power and energy budgets. Thus, the complexity of implementing advanced FEC schemes to operate at Tb/s data rates is critical.
Advanced channel coding schemes are necessary to achieve outstanding communications performance, of which Turbo-, LDPC-, and Polar Codes are the most promising. However, these solutions come with considerable implementation challenges, especially when targeting stringent power constraints. The EPIC project addressed these challenges and developed implementation-ready FEC technology for these code families, which meet the cost and performance requirements of future wireless Tb/s use-cases.
EPIC methodology differentiates itself by combining code construction, decoding algorithm design and architecture/implementation in a holistic way, allowing for optimization over larger domains. The project designed a thorough and detailed design framework based on EPIC Design Space Exploration (DSE). This novel and disruptive approach has enabled the partners to develop unrivaled codes, encoder and decoder architectures. The consortium has been able to demonstrate world-leading performance by providing order-of-magnitude performance improvements with respect to 5G systems and by delivering next generation FEC classes.
About Creonic
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
|
Creonic Hot IP
Related News
- Creonic Participates in 6G Research Project Led by Deutsche Telekom
- Creonic Participates in H2020 "VERTIGO" Research Project
- Creonic Participates in National Research Project KI-Radar
- Creonic Joins Consortium to Develop FEC Codes for Beyond-5G Tb/s Use Cases
- Creonic Participates in International SENDATE-TANDEM Research Project
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |